

DWG NO 98A0792	REVISIONS			
	SYM	DESCRIPTION	APPROVED	DATE
	A	PRODUCTION RELEASE EN 10517	<i>[Signature]</i>	3/15/72
	B	REVISED PER EN 80715	<i>[Signature]</i>	3/22/72

DESIGNED BY C. Towner	1-24-72
CHECKED BY <i>[Signature]</i> JPS270	2/27/72
DESIGN	—
ENGINEERED BY <i>[Signature]</i>	1-24-72
APPROVED BY <i>[Signature]</i>	3/15/72
APPROVED BY <i>[Signature]</i> J. Watson	3/22/72



varian data machines a varian subsidiary
2722 michelson drive torrance, california 90503

TITLE

ENGINEERING DESCRIPTION
PARALLEL 8/16 BIT PAPER TAPE CONTROLLER
MODEL 620-55 or 620-51A

THIS DOCUMENT MAY CONTAIN
PROPRIETARY INFORMATION
AND SUCH INFORMATION MAY
NOT BE DISCLOSED TO OTHERS
FOR ANY PURPOSE OR USED
TO PRODUCE THE ARTICLE
OR SUBJECT, WITHOUT WRIT-
TEN PERMISSION FROM VDM

CODE IDENT NO. 21101	SIZE A	DWG NO. 98A0792	REV B
SCALE —	SHEET 1 OF 38		

96A0153-005

ENGINEERING DATA FORM

OPTION _____ 8/16 Bit Parallel Controller
 MODEL _____ See Below
 NO. OF LOGIC CARDS REQ'D. _____ 1
 NO. OF CARD SLOTS REQ'D. _____ 1
 LOCATION OF SLOTS (NUMBERING) _____ Any
 CONNECTORS REQ'D. (EXCLUDING I/O) _____ 2
 KEYING _____ None
 ST'D. DEVICE ADDRESS _____ Variable (0 to 77)
 WIRELIST NUMBER _____ None
 MANUAL PUBLICATIONS NUMBER _____ This document
 PERIPHERAL EQUIPT. REQ'D _____ See Below
 MFG'R. _____
 MODEL _____
 GEN'L. SPECS _____

NOTES:

The following paper tape devices may be operated through this controller.

Remex Reader Model #620-51A
 Facit Punch and Remex Reader Model #620-55

Drawings:

620-51A Assembly Drawing 01P1219
 620-55 Assembly Drawing 01P1206
 → Controller Assembly 44P0568
 Logic Diagrams 91C0369
 Facit Punch Cable Drawing 53B0557
 Remex Reader Cable Drawing 53B0602
 Facit Punch Procurement Spec. 35A0071
 Rack Mount Facit Punch Procurement Spec. 35A0077
 Remex Reader Procurement Spec. 35A0082

TEST PROGRAM

92A0107-023

 varian data machines a varian subsidiary 2722 michelson drive irvine/california/92664	CODE IDENT. NO 211C1	98A0792	REV 5
	PREPARED BY	APPR.	SHT. OF 38

INDEX

	<u>PAGE</u>
SECTION 1 - GENERAL DESCRIPTION	
1.1 Introduction	5
1.2 Functional Description	5
1.3 Controller Specifications	18
1.4 Paper Tape System - General Specifications	19
SECTION 2 - PROGRAMMING	
2.1 Paper Tape System Programming Requirements	24
2.2 Description of Commands	24
2.3 Instruction Set Description	25
2.4 Typical Operations and Programs	27
2.5 Data Format	29
2.6 Models Applicable Punch and/or Reader	30
SECTION 3 - INSTALLATION	
3.1 General	31
3.2 Pre-Installation Requirements	31
3.3 Wiring Requirements	32
3.4 Device Address	36
3.5 Peripheral Device Installation and Operation	37
SECTION 4 - MAINTENANCE	
4.1 General	38
4.2 Maintenance of the Controller	38
4.3 Maintenance of the Peripheral Device	38

FIGURES

	<u>PAGE</u>
1.1 Functional Block Diagram	6
1.2 Controller Block Diagram	7
1.3 Data Transfer in Timing	9
1.4 8 Bit Data Transfer Out Timing	10
1.5 16 Bit Data Transfer Out Timing	12
2.1 Flow Diagrams	28
2.2 E-Bus to Data Relationship	29
3.1 Typical Installation	31

TABLES

	<u>PAGE</u>
1-1 Controller Mnemonics	15, 16, 17
3-1 Controller Card, P1 Pin Assignments	33
3-2 J1 Pin Assignments	34
3-3 J2 Pin Assignments	35
3-4 Device Address Input and Output Pins	36
3-5 Device Address Jumpers (least significant address)	36
3-6 Device Address Jumpers (most significant address)	37



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 4 OF 38 REV E

SECTION 1 GENERAL DESCRIPTION

1.1 Introduction

The VDM Parallel 8/16 Bit Controller is a special peripheral controller designed to interface between the VDM 620 series computers and a variety of 8 bit input or output peripherals. Data may be transferred in either sense mode or by means of the Buffer Interlace Controller (BIC). In the output mode, 8 or 16 bit data words may be transferred. In the input mode, only 8 bit words may be transferred.

1.2 Functional Description

Ref. Logic Diagrams 9IC0369
620 Computer Manual

1.2.1 Device Address

The device address may be any address from 0 to 77₈. The address is decoded from EB00 through EB05 and signal IUAX-1 (Computer Interrupt Acknowledge). These E-Bus signals are made available on the wire wrap connectors on the back plane. This allows the full device address to be hand wired on the back plane connector. (See para. 3.4).

1.2.2 External Control

The mechanization of the EXC commands is as follows: The device address, EB11+ and Function Ready Pulse (FRYX+) form FUNAD. Lines EB06 through EB08 are applied to a binary to 1 of 8 line decode. The decoded outputs (DEC 0 thru 8) are further decoded by "ANDING" them with FUNAD, thus, forming EXC decodes EXC 0 thru 7.

1.2.3 Extended External Control

Extended external control is developed as in 1.2.2 except EB15+ is the gating term instead of EB11+.



varian data machines
a varian subsidiary


CODE
IDENT NO.
21101

98A0792

SH 5 OF 38

E
REV

FIGURE I.1-FUNCTIONAL BLOCK DIAGRAM




varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 6 OF 38 REV

FIGURE 1.2 CONTROLLER BLOCK DIAGRAM



varian data machines
a varian subsidiary

CODE
IDENT NO
21101

98A0792

SH 7 OF 38

E

REV

1.2.4 Data Transfer In (See Figure 1-3)

The data transfer in logic controls the transfer of the eight bit word from the peripheral device cable to the input (E) bus. Any of the data transfer in commands (IAR, IBR, IME, CIA, CIB) transfer the input data (DIXX+) to the E-Bus as follows:

The device address and EB13+ enabled flip flop DTIX. The trailing edge of FRYX+ clocks on the flip flop and the trailing edge of DRYX+ resets the flip flop. The output of the flip flop gates the input data onto the E-Bus. DTIX is also buffered and sent to the external device as STEP+. In the case of a Paper Tape Reader, this pulse will cause the tape to move to the next data holes. When this occurs, HRRY (Data Ready) is returned from the peripheral device and sets IRDY flip flop, signaling that next data word is ready.

1.2.5 Data Transfer Out

1.2.5.1 8 Bit Mode (See Figure 1-4)

The data transfer out logic controls the transfer of the data word to the peripheral device. Any of the data transfer out commands (OAR, OBR, OME) loads the output buffer as follows:

The device address and EB14+ enables the data transfer out flip flop DTOX. The trailing edge of FRYX+ clocks on the flip flop and the trailing edge of DRYX+ clocks off the flip flop.

Data (EB00+thru EB15+) is then clocked into the output buffer (OBXX+) by DOCA+. (Buffered DOC-).

DOC- (DTOX+ DRYX+) is utilized to fire one shot STRB+. This signal is buffered and sent to the peripheral device as DSTRB+, the data strobe. Gating of the least significant data bits to the interface cable is accomplished by the term SHI+ (not 16 bit mode).

The output buffer busy flip flop OBFLD+ is set by the trailing edge of DOC+, and reset by the trailing edge of the peripheral device busy pulse (RWDY-). Sensing of the OBFLD+ synchronizes data transfer with the peripheral device at its maximum rate.




verian data machines
CORPORATION

CODE
IDENT NO
21101

98A0792

SH OF 5 REV

FIGURE 1-3 DATA TRANSFER IN TIMING



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 9 OF 38

REV




FIGURE 1-4 8 BIT DATA TRANSFER OUT TIMING



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 10 OF 38

B
REV

1.2.5.2 16 Bit Mode (See Figure 1-5)

Set up of the data transfer out flip flop and loading of the output buffer register is accomplished in the same way as in the 8 bit mode. Additional logic comes into play, however, to steer the two 8 bit bytes to the peripheral device.

EXC 3 is utilized to set the 16 bit mode flip flop. The output of the flip flop enables the clock for the STEER flip flop. The most significant bits (EB08 thru EB15) are transferred to the interface buffers in conjunction with the first byte strobe (DSTRB) developed by DOC+. The reset term (WRDY+) for OBFLD is inhibited by 16 BIT-, thus holding the controller in the busy state. Upon receipt of the trailing edge of the peripheral device busy pulse (LWRY), the STEER flip flop is set, which gates the least significant data bits (EB00 thru EB07+) to the interface buffers and develops the second interface strobe. Upon receipt of the trailing edge of the second peripheral device busy pulse, the steer flip flop is reset which resets the controller busy flip flop OBFLD+. A second 16 bit word may now be transferred to the controller.

1.2.6 Sense Response Logic

The sense commands check the peripheral device status and are mechanized as follows: Function decodes DEC(XX)+ are applied to individual collector OR'd gates which have as second inputs the various status lines. For example: The write peripheral device alert line, WPER+. In the case of the paper tape punch, if this line is true (high) at sense time, the device is in an alert (malfunction) state. This causes SERX-1, the sense line to the computer, to go true (low) indicating the alert condition.

Because this controller has been designed for more than one specific application, provision has been made within the logic to tie in either high or low active state status lines. If the high active state is used, then a ground jumper within the peripheral cable is required to disable the low active state input. This jumper will be flagged in Table 3.2 (pin assignment) of the pertinent engineering description.

1.2.7 BIC Control Logic

BIC transfer may be made in either input or output mode. Once the BIC is connected to the computer, it sends out DCEX-B which enables the set gate of flip flop CDCX. EXC connect BIC for either input or output will then set CDCX. CDCX-B is returned to the BIC indicating data transfer is now under control of BIC.



varian data machines

CODE
IDENT NO.
21101


98A0792

SH // OF

B

REV

FIGURE 1-5 16 BIT DATA TRANSFER OUT TIMING



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 12 OF 38

B
REV

When the peripheral device is ready (BRDY-) transfer request line TRQX-B is forced true (low). The BIC responds by forcing transfer acknowledge line TAKX-B true (low). The BIC enabled term BOCE-, in the case of an output transfer, goes true and enables data transfer out flip flop DTOX+ which initiates a data transfer out operation. In the case of a data transfer in operation, BICE- goes true and enables DTIX which initiates a data transfer in operation. This sequence of events occurs in synchronization with the peripheral device ready line until the BIC block transfer is complete. A BIC complete (DESX-B) pulse is received by the controller which resets flip flop CDCX.

If, at any time, a peripheral alert is received from the peripheral device during a BIC block transfer, signal BICAL- is pulled true (low). This generates BCDX-B which is returned to the BIC as a stop command. The BIC will then abort the transfer by returning DESX-B.

1.2.8 Interrupts

There are two interrupts available: Write Ready (WINT-) and Read Ready (RINT-). These interrupts are the differentiated trailing edges of OBFLD+ and IRDY+ flip flops, respectively.

1.2.9 Special Logic

1.2.9.1 Sprocket Recognition (Paper Tape Reader Input)

During a Paper Tape input operation, special logic has been incorporated to condition the ready line (RRDY+) so that IRDY+ will not be set if the paper tape reaches the end. (No stop code is present on the tape.) Sprocket pulse FH+ is differentiated. The resulting pulse sets flip flop SPROC+. This level is "ANDed" with RRDY+ and the result is utilized as the IRDY+ flip flop set clock. If no further sprockets pulses appear, RRDY+ is inhibited from setting IRDY.

1.2.9.2 DELETED



varian data machines
A varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 13 OF 38 REV E

1.2.9.3 DELETED



varian data machines
an x-ray business

CODE
IDENT NO.
21101

98A0792

SH 14 OF 36

B

REV

TABLE 1-1 CONTROLLER MNEMONICS

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SOURCE</u>
ADDR+	Decoded Device Address	
ASCII+	Flip Flop to allow 8 bit ASCII code to be sent to the DP2000 Series Printer.	
BCDX-B	BIC Device Disconnect	
BICAL-	BIC Abort from peripheral device.	
BICE-	BIC Input Enable Line to DTIX Flip Flop	
BOCE-	BIC Output Enable Line to DTOX Flip Flop	
BRDY-	Data Ready to BIC	
CDCX+	BIC Connected Flip Flop	
DA(XX)+	Decoded Device Address ANDed with interrupt acknowledge	
DCEX-B	BIC Device Connect	
DEC(X)-	EB6 through EB8 Decode	
DESX--B	BIC Disconnect	
DI(XX)+	Input Data from peripheral device	
DOC+	Reset term for DTOX Flip Flop	
DOCA+	Strobe for Output Buffer (Buffered DOC+)	
DRYX-I	Data Ready Pulse from CPU	
DSTRB+	Data Strobe to peripheral device	
DTIX+	Data Transfer In Flip Flop	
DTOX+	Data Transfer Out Flip Flop	
DWRDY+	Optional Write Ready Line for use when peripheral device does not supply one.	



varian data machines
an IBM subsidiary

CODE
IDENT NO.
21101

98A0792

SH 15 OF 38

REV

TABLE 1-1

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SOURCE</u>
EB(XX)+	E-Bus Bits 00 thru 15	
EXCB0-	Extended EXC Decode 0	
EXCB1-	Extended EXC Decode 1	
EXC(X)+	EXC Decodes 0 thru 7	
FH+	Sprocket Pulse from Peripheral Device	
FRYX-I	Function Ready Pulse from CPU	
FORMAT+	Format Flip Flop to transfer paper moving information to DP2000 Series Line Printer.	
FUNAD-	Function Command and Device Address	
INIT+	Initialize command.	
IØRDY+	Read or Write Ready	
IRDY+	Read Ready Flip Flop	
IUAX-I	Interrupt Acknowledge Pulse	
NØPCH-	Inhibit ØBFLD+ flip flop if no output device connected.	
ØBFLD+	Output Buffer Loaded Flip Flop	
ØB(XX)+	Output Buffer Data Bits 00 thru 15	
ØR(XX)A+	Output Bits 00 thru 15 at Interface Connector	
READ+	Read Mode Flip Flop	
RINT+	Read Ready Interrupt	
RPER+	Read Peripheral Alert	
RRDY+	Read Ready	



varian data machines

CODE
IDENT NO
21101

98A0792

SH 16 OF 38

REV

TABLE 1-1

<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SOURCE</u>
SERX-I	Sense Line to CPU	
SHI+	Strobe for bits 00 thru 07 to interface connector	
SHI-	Strobe for bits 08 thru 15 to interface connector	
SPROC+	Sprocket flip flop	
STEER+	Steer flip flop steers logic to second output data byte.	
STEP+	Step Pulse to external device to bring in new data.	
SYRT-I	Manual system reset from CPU.	
TAKX-B	BIC Transfer Pulse	
TRØX-B	Transfer Out Pulse	
TRQX-B	Transfer Request Pulse	
WINT-	Write Ready Interrupt	
WPER+	Write Peripheral Alert	
WRDY+	Write Ready Pulse	
ZØNSEL+	Zone Select Flip Flop (Option)	
16 BIT+	16 Bit Mode Flip Flop	



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 17 OF 38

E.

REV

1.3 Controller Specifications

This section contains the principle specifications for the controller.

<u>CHARACTERISTICS</u>	<u>DESCRIPTION</u>
Control Capability	Any peripheral device whose requirements are eight data lines in or out with coincident strobe. The peripheral device must supply two more lines. A peripheral alert line and peripheral ready line. Both an input and an output device may be controlled on a time sharing basis. All lines must be TTL compatible.
I/O Capability	Seven External Control Commands (EXC); two Extended External Control Commands (EXCB), six Sense Commands (SEN), three Data Transfer Out Commands (OAR, OBR, OME), five Data Transfer In Commands (INA, INB, IME, CIA, CIB).
Logic Levels	
Negative Logic	Logic 1 = 0 to 0.5Vdc. Logic 0 = +2.4 to +5.0Vdc.
Positive Logic	Logic 1 = +2.4 to +5.0Vdc Logic 0 = 0 to +0.5Vdc
System Programming	Permits operating the system on an interrupt basis or by programmed sense response loops. BIC capability is also available. In the output mode, The CPU may transfer 8 or 16 bit (two 8 bit bytes) words. In the input mode, only 8 bit words may be transferred.
Size	Packaged on a single circuit card measuring 12.7 inches by 7.7 inches.
Power Requirements	+5 Volts DC @ 1 AMP
Operational Environment	0 to 50°C, 0 to 90°R.H. (without condensation)



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 18 OF 38

B
REV

1.4 Paper Tape System - General Specifications

1.4.1 Facit Punch Model 4070

Punch speed:	Max 75 rows per second at nominal voltage and frequency
Row spacing:	2.54 mm (0.1")
Tape feed:	Incremental, externally controlled
Feed accuracy:	Complies with ISO standard Adjacent rows, 3% 10 rows, 1% 50 rows, 0.5%
Punch hole configuration:	5-8 track ISO standard 6-track typesetting
Tape widths:	5-track 17.46 $\pm$ 0.05 mm (.687" $\pm$.002") 6-track 22.23 $\pm$ 0.05mm (.875" $\pm$.002") 7-track 22.23 $\pm$ 0.05mm (.875" $\pm$.002") 8-track 25.4 $\pm$ 0.05mm (1.000" $\pm$.002")
Tape thickness:	Punch is adjusted for 0.1mm tape on delivery, but can be reset for tapes ranging from 0.08 mm to approximately 0.12mm in thickness.
Type of tape:	Paper, mylar or plastic tape complying with ISO standard
Tape reel hub:	Accepts 51 - 52 mm (2") cores
Outside diameter of tape reel:	Up to 200 mm (8")
Dimensions:	Length 515mm (20.3") Width 205mm (8.1") Height 210mm (8.3")
Weight:	13 kg (29 lbs.)
Mains connection:	Mains voltage shall not be connected up to punch units - control units supply the punch units with voltage



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

B

SH 19 OF 38

REV

Voltage:

220 V $\pm$ 10% single phase 50 Hz $\pm$ 2Hz
220 V $\pm$ 10% single phase 60Hz $\pm$ 2Hz
115 V $\pm$ 10% single phase 50 Hz $\pm$ 2Hz
115 V $\pm$ 10% single phase 60Hz $\pm$ 2Hz

} Switch Adjustable

Power Consumption: Approximately 90W

Control Unit

Ambient temperature: 0°C - +40°C

Relative Humidity: Max 85%

Dimensions: Length (incl. connectors) 600 mm (23.6")
Width 262 mm (10.3")
Height 170 mm (6.7")

AC INPUT Voltage: 115 V, 127 V, 220 V and 240 V +15% -10%
-1phase AC, grounded mains voltage inlet

AC INPUT Frequency: 50 - 60 Hz $\pm$ 2 Hz

Power consumption: Max 200W with punch motor connected at rated voltage

Voltage outlet for punch: Grounded outlet for 1-phase AC
Voltage, 220 V +15%
Current, max 1.1A
Frequency, same as mains frequency
Output impedance, max 12 ohms

Input logic levels:

Start pulse Logical 1, +4V to +25V
Punch motor start Logical 0, +2 V to -25V
Data signals Input impedance min 1.5 kohm, max 200 pf



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 20 OF 38

B
REV

Start pulse: Start, logical 1
Not start, logical 0
Pulse duration, 0.1 - 3ms
Rise time, max 10us

Data signal: 8 parallel lines. A DC voltage or a pulse with a duration of at least 0.1 ms arrives simultaneously with the start pulse.

Hole, logical 1
Not hole, logical 0

Output logic levels: Negative logic
Ready signal Punch ready for start pulse and data signals
Logical 1, nominal +5 V
(can range from +4.3 V to +5.1 V) max 2 mA

Punch not ready
Logical 0, 0 V to +0.3 V
max 20 mA
Switching time, max 2us

Register: The punch register stores one row (8 bits).

Internally programmed functions

Blank tape: Lever on punch unit can be used to feed out tape punched only with feed hole.

Mark character: Same lever can be used to feed out tape punched with a special mark character which can comprise any combination of holes specified by the customer. As standard, all-holes tape is punched out.

Connections and controls

The punch unit is connected to the control unit via a signal cable and power cable. The control unit shall be connected to mains having the voltage specified on its nameplate.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 21 OF 38

E
REV

ON/OFF power switch:

This control unit switch turns on power throughout the system and lights an indicator lamp in the switch.

Line Fuse:

3 A time-delay fuse is used in all control units.

Punch fuse:

0.5 A time-delay fuse. Rack model, 1 A time-delay fuse.

For further information, see the Instruction Book for the Facit 407J.



varian data machines

CODE
IDENT NO
21101

98A0792

SH 22 OF 25

REV

1.4.2 Remex Reader Model RRX1150BBX/650

Tape Movement

Bidirectional (Manual Operation Only)

Reading Speed

150 characters per second, $\pm 10\%$ in continuous mode and asynchronously at any speed up to 150 characters per second. See Section 5.4.5.

Tapes

Reads standard 8-track (1-inch) tapes with light transmissivity of 57% or less and thickness between 0.0027 and 0.0045 inch (oiled buff paper tape). Options for 6 channel typesetter available.

Input Power

115 VAC (RRX1150BBX/650/S000) or 230 VAC (RRX1150BBX/650/E000), $\pm 10\%$, 47 to 420 Hz. single phase at 0.6 amp peak (115 VAC) or 0.3 amp (230 VAC). 100 VAC, 47 to 420 Hz option also available.

Temperature

Operating: 0°C to $+55^{\circ}\text{C}$, free air.
Non-operating: -55°C to $+85^{\circ}\text{C}$.

Weight:

RR-1150BBX: 12 lbs.
RRF1150BBX: 13 lbs.

Mounting Dimensions

RR-1150BBX/650: 5-1/4" high, 19" wide, 6" behind 1/4" panel, 2-1/2" in front of panel.

RRF1150BBX/650: 7" high, 19" wide, 6" behind 1/4" panel, 2-1/2" in front of panel.

Drive Control (Remex Mode 6)

Stop: +2.4 V ± 5.0 (2K to +5V) or open circuit
Drive: 0 V +0.4 @ 5ma.

Data Output (Remex Mode 5)

Hole: +2.4 V ± 5.0 @ 0.2 ma
(2.2K resistor to +5V dc)
No hole: 0 V +0.4 @ 16 ma. (sink)
Data envelops sprocket by at least 100 usec on both rising and falling edges.

Slew Mode Operation

250 cps nominally



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH **23** OF **38**

B
REV

SECTION 2 PROGRAMMING

2.1 PAPER TAPE SYSTEM PROGRAMMING REQUIREMENTS

The paper tape system may be programmed in a multi-peripheral environment by the external interrupt structure or individually selected by programmed response loops. Four EXC instructions control the operations with data transfers and sense interrogations affected by standard 620 programming methods. BIC capability is also available.

2.2 Description of Commands

There are a total of seventeen instructions reserved for use with the paper tape system. These include four external functions, eight transfers, and five sense. The reserved instructions are listed and described in the paragraphs that follow. It is assumed here that the paper tape system is assigned to device address 37.

2.2.1 External Control

EXC (N=0 or 1)	100N37	Write Connect (BIC)
EXC 3	100337	16 Bit Output Mode
EXC 4	100437	Initialize Controller
EXC (N=2 or 5)	100N37	Read Connect (BIC)

2.2.2 Sense

SEN 1	101137	Write Ready
SEN 2	101237	Read Ready
SEN 5	101537	Read and Write Ready
SEN 6	101637	Write Peripheral Alert
SEN 7	101737	Read Peripheral Alert

2.2.3 Data Transfer Out

OAR	103137	Output A Register
OBR	103237	Output B Register
OME	103037	Output from Memory



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 24 OF 38

REV

2.2.4 Data Transfer In

INA	102137	Input to A Register
INB	102237	Input to B Register
IME	102037	Input to Memory
CIA	102537	Clear and Input to A Register
CIB	102637	Clear and Input to B Register

2.3 Instruction Set Description

2.3.1 External Control Commands

BIC Write Connect (EXC 0 or 1)

This command connects the controller to a 620 BIC for output of data to the paper tape punch under DMA control. It should be issued after the BIC is initialized and loaded with the parameters of the DMA Transfer. DMA operation requires a BIC option.

BIC Read Connect (EXC 2 or 5)

This command connects the controller to a 620 BIC for input of data from the paper tape reader under DMA control. It should be issued after the BIC is initialized and loaded with the parameters of the DMA Transfer.

16 Bit Output Mode (EXC. 3)

In the 16 bit mode, a 16 bit (2 bytes) data word may be sent to the controller. The controller will transmit this data to the punch in two 8 bit bytes. The first byte will correspond to CPU bits 08 through 15 and the second byte CPU bits 00 through 07. (See Figure 2 - 1.) The controller will hang up in a busy state during the full two byte transfer to the punch.

Initialize (EXC 4)

This command initializes the controller to the following state:

Write Ready
BIC disconnected
Eight Bit Mode



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 25 OF 38

B

REV

2.3.2 Sense Commands

Write Ready (SEN 1)

This instruction is answered affirmative when the paper tape punch is ready to accept a data character.

Read Ready (SEN 2)

This instruction is answered affirmative when the paper tape reader is available and a previous sprocket hole has been recognized.

Read/Write Ready (SEN 5)

This instruction is answered in the affirmative when the punch is ready to accept data and reader data is available.

Write Peripheral Alert (SEN 6)

This instruction is answered in the affirmative when there is a punch alert for the following conditions:

Punch Power not on
No paper tape

Read Peripheral Alert (SEN 7)

This instruction is answered in the affirmative when there is a reader alert for the following conditions:

Reader Power not on
Run load switch in load position

2.3.3 Data Transfer Out Commands

Any of the data transfer out commands (OAR, OBR, OME) loads the 16 bit output buffer register with E-Bus bits 00 through 15. If the controller is in the 8 bit mode (Initialize), only E-Bus bits 00 through 07 will be transferred to the punch. If EXC 3 (16 bit mode) has been previously executed, then two bytes will be transferred to the punch. E-Bus bits 08 through 15 will be the first byte and E-Bus bits 00 through 07 will be the second byte.



varian data machines
A VARIAN SUBSIDIARY

CODE
IDENT NO.
21101

98A0792

SH 26 OF 38

B
REV

2.3.4 Data Transfer In

Any of the data transfer in commands (INA, INB, IME, CIA, CIB) will input an 8 bit data word to the CPU E-Bus. See Figure 2.2 for data E-Bus relationships.

2.3.5 Interrupts

There are two interrupts available: Write Ready and Read Ready. These interrupts correspond to SENS 1 and SENS 2 respectively.

2.4. Typical Operations and Programs

Flow diagrams of typical operating sequences for reading tapes under programmed sense control are illustrated in figure 2.1.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792


SH 27 OF 38

E
REV


FIGURE 2.1

DATA FLOW

DATA TRANSFER
OUT



DATA TRANSFER
IN



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 28 OF 38

B
REV


2.5 Data Format

The E-Bus to input or output bits relationship is shown in Figure 2A.2.

Figure 2A-2 - E-Bus to Data Relationship

Input or Output 8 Bit Mode

7	6	5	4	3	2	1	0	E-Bus
8	7	6	5	4	3	2	1	Hole



Output 16 Bit Mode

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	E-BUS
8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1	HOLE

First Byte
Second Byte



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 29 OF 38 REV

E

2.6 Models Applicable Punch and/or Reader

The following paper tape models can be operated using this controller.

620-51A Paper Tape Reader (150 cps)

620-55 Paper Tape Reader (150 cps) Paper Tape Punch (75 cps)

The paper tape reader is defined in procurement specification 35A0082 and is the Remex 150 cps Reader Model RR(X)-150BBX/650.

The paper tape punch is defined in procurement specification 35A0071 or 35A0077 and is the 75 cps model 4070.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH **30** OF **38**

REV

SECTION 3 INSTALLATION

3.1 General

Installation of the Paper Tape System in the field is normally accomplished by Varian Data Machines Customer Service Engineers. Logic diagrams, assembly layout, and Eng. Description are provided at the time of purchase. The following installation data is provided for planning purposes.

3.2 Pre-Installation Requirements

Prior to the installation of the system, proper operation of the computer should be assured through use of the diagnostic test routines described in the 620 Maintenance Manual. An Expansion/Peripheral Controller Chassis must be installed in close proximity to the computer. The chassis is connected to the I/O bus by means of the I/O cable. The I/O BUS IS TERMINATED AT THE LAST EXPANSION CHASSIS




FIGURE 3-1 TYPICAL INSTALLATION



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 3/ OF 38 REV

3.3 Wiring Requirements

3.3.1 Controller Back Plane Wiring

The controller requires one card slot space. It uses the standard back plane I/O bus and power wiring used with the expansion chassis (See table 3-1).

3.3.2 Peripheral Device Cabling

There is one cable connecting each peripheral device to the controller. The output cable is connected to controller edge connector J1 and the input cable is connected to controller edge connector J2. Pin assignments are shown in Table 3.2 and Table 3.3, respectively. See Figure 3-1 for typical installation.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 36

38

REV

TABLE 3-1 **Controller Card, P1 Pin Assignments**

<u>PIN</u>	<u>MNEMONICS</u>	<u>PIN</u>	<u>MNEMONICS</u>
1	GND	64	EB00+
2	EB00-I	65	EB00-
4	EB01-I	66	EB01+
6	EB02-I	67	EB01+
8	EB03-I	68	EB01-
10	EB04-I	69	EB11+
11	EB05-I	70	EB02+
12	EB06-I	71	EB02-
13	EB07-I	72	EB21+
14	EB08-I	76	EB31+
15	EB09-I	77	EB41+
16	EB10-I	78	EB51+
17	EB11-I	82	EB03+
18	EB12-I	83	EB03-
19	EB13-I	84	EB04+
20	EB14-I	85	EB04-
21	EB15-I	86	EB05-
27	FRYX-I	87	EB05+
29	DRYX-I	90	RINT-
31	SERX-I	96	WINT-
43	SYRT-I	100	GND
44	IUAX-I	118	+5V
48	GND	122	GND
49	TRQX-B		
50	TRØX-B		
52	BCDX-B		
54	CDCX-B		
56	DCEX-B		
58	TAKX-B		
60	DESX-B		



varian data machines
a varian subsidiary

CODE
IDENT NO
21101

98A0792

SH 33 Cr 38

Table 3-2 J1 Pin Assignments

<u>PIN</u>	<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SOURCE</u>
1	DSTRB+	Strobe	Controller
2	Ret		
5	OR03+		
6	Ret		
7	OR02+		
8	Ret		
9	OR01+	Data	Controller
10	Ret		
11	OR00+		
12	Ret		
13	OR07+		
14	Ret		
15	OR06+		
16	Ret		
17	OR04+		
18	Ret		
19	OR05+		
20	Ret		
21	HWRY+	Ready	Device
22	Ret		
23	LWRY-	Ready	Device
24	Ret		
25	HWPER-	Alert	Device
26	Ret		
27	DSTRB-	Strobe	Controller
28	Ret		
29	LWPER+ *	Alert	Device
30	Ret		
32	NO PCH-	Device connected	Controller

* This line is grounded within the cable (Ref. Paragraph 1.2.6).



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 34 OF 38

REV

TABLE 3-3

J2 Pin Assignments

<u>PIN</u>	<u>MNEMONIC</u>	<u>DESCRIPTION</u>	<u>SOURCE</u>
1	Ret		
2	DI00+	Data	Device
3	Ret		
4	DI03+		
5	Ret		
6	DI02+		
7	Ret		
8	DI01+		
9	Ret		
10	STEP+	Send Data	Controller
11	Ret		
12	LRRY+	Data Ready	
13	Ret		
14	HRRY-	Data Ready	Device
15	Ret		
16	HRPER-	<u>Alert</u>	Device
17	Ret		
18	FH+	Sprocket Pulse	Device
19	Ret		
20	STEP-	Send Data	Controller
22	LRPER+		
23	Ret	Alert	Device
35	DI05+	Data	Device
36	Ret		
37	DI06+		
38	Ret		
39	DI04+		
40	Ret		
41	DI07+		



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 35 OF 38

B
REV

3.4 Device Address

Any address from 0 to 77 may be wired in on the back plane. Table 3-4 lists the true and complement inputs and outputs of the I/O bus address bits. Table 3-5 lists wiring connections required for the least significant portion of the device address and Table 2-6 lists wiring connections required for the most significant portion of the device address. Device address of first paper tape system is normally 37₈.

TABLE 3-4 Device Address Input and Output Pins

<u>TERM</u>	<u>PIN (P1)</u>	<u>TERM</u>	<u>PIN (P1)</u>
EB00+	64	EB03+	82
EB00-	65	EB03-	83
EB01+	66	EB31+	76
EB01+	67	EB04+	84
EB01-	68	EB04-	85
EB11+	69	EB41+	77
EB02+	70	EB05+	86
EB02-	71	EB05-	87
EB21+	72	EB51+	78

TABLE 3-5 Device Address Jumpers (least significant address)

<u>DEVICE ADDRESS</u>	<u>JUMPER PINS</u>	<u>DEVICE ADDRESS</u>	<u>JUMPER PINS</u>
X0	65 to 66 68 to 69 71 to 72	X4	65 to 66 68 to 69 70 to 72
X1	64 to 66 68 to 69 71 to 72	X5	64 to 66 68 to 69 70 to 72
X2	65 to 66 67 to 69 71 to 72	X6	65 to 66 67 to 69 70 to 72
X3	64 to 68 67 to 69 71 to 72	X7	64 to 66 67 to 69 70 to 72



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 36 OF 38

E
REV

TABLE 3.6 Device Address Jumpers (most significant address)

<u>DEVICE ADDRESS</u>	<u>JUMPER PINS</u>	<u>DEVICE ADDRESS</u>	<u>JUMPER PINS</u>
0X	83 to 76 85 to 77 87 to 78	4X	83 to 76 85 to 77 86 to 78
1X	82 to 76 85 to 77 87 to 78	5X	82 to 76 85 to 77 86 to 78
2X	83 to 76 84 to 77 87 to 78	6X	83 to 76 84 to 77 86 to 78
3X	82 to 76 84 to 77 87 to 78	7X	82 to 76 84 to 77 86 to 78

3.5 Peripheral Device Installation and Operation

3.5.1 General

A complete description and operating instructions will be found in the peripheral device maintenance and operation manual that is delivered with the system.



varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 37 OF 38

B
REV

SECTION 4 MAINTENANCE

4.1 General

This section defines the appropriate equipment, diagnostic routines, and required tests to insure the controller's proper performance. Maintenance requirements for the peripheral device are called out in the appropriate peripheral device instruction manual.

4.2 Maintenance of the Controller

The following are standard hardware and software devices for checkout. Addition and/or deletion of these devices may be made in the future, if necessary.

4.2.1 Test Equipment

The Tektronix 545 Oscilloscope or one of similar performance specification is required.

4.2.2 Tools

A standard extender board allows for easy access to the controller during test.

4.2.3 Software (Diagnostic)

Test utilized for diagnosis and trouble shooting of the controller and peripheral devices are as follows:

TEST PROGRAM 92A0107-023

4.3 Maintenance of the Peripheral Device

Maintenance procedures are completely defined in the peripheral device maintenance manual.




varian data machines
a varian subsidiary

CODE
IDENT NO.
21101

98A0792

SH 38 OF 38

B
REV




NOTES: (UNLESS OTHERWISE SPECIFIED)


REVISIONS					APPROVED	DATE
CODE	SYN	ZONE				
--	A		PRODUCTION RELEASE EN 80575		<i>9/2/72</i>	<i>9/2/72</i>
--	B		RESISTOR VALUE NOTE WAS 570 OHMS 1659 NOTE WAS -002 ONLY EN. 80715		<i>10/16/72</i>	<i>9/27/72</i>
--	C	CW	ADDED RES. R26 & R27 AND REVISED PER EN 80924		<i>10/16/72</i>	<i>10/16/72</i>
--	D	CW	REVISED PER EN 81033		<i>10/16/72</i>	<i>10/16/72</i>
--	E	CW	REVISED PER EN 81088		<i>10/16/72</i>	<i>10/16/72</i>
--	-	<i>8</i>	REVISED CONN. P1, P1K 95 & 96 ON SHT 9 PER EN 83209		<i>1/10/74</i>	<i>1/10/74</i>

REFERENCE DESIGNATIONS	
LAST USED	NOT USED
IC61	
R27	
C29	

REFERENCE DRAWINGS	
44D0568	ASSEMBLY
44PD568	PARTS LIST
97D0660	ARTWORK
97D0662	SILKSCREEN
97D0661	SOLDERMASK
40D0491	P.W. BOARD


DR		 varian data machines / a varian subsidiary 2722 michelson drive / irvine / california / 92664	TITLE LOGIC DIAGRAMS 8/16 BIT PARALLEL CONTROLLER		
CHK	<i>1/10/72</i>				
DSGN					
ENGR/INSTR/SEC	<i>1/10/72</i>				
APPO	<i>1/10/72</i>				
THIS DOCUMENT MAY CONTAIN PROPRIETARY INFORMATION AND SUCH INFORMATION MAY NOT BE DISCLOSED TO OTHERS FOR ANY PURPOSE OR USED TO PRODUCE THE ARTICLE OR SUBJECT, WITHOUT WRIT- TEN PERMISSION FROM VDM		CODE IDENT NO. 21101	SIZE C	DWG NO 91C0369	REV E
SCALE		620-51A, 620-55	SHEET 1 OF 9		





NOTES:
 ALL CAPACITORS ARE 680 PICO FARADS
 ALL RESISTORS ARE 510 OHMS 1/4W

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0369	E
SCALE		SHEET 3	OF 9




NOTES

UNLESS OTHERWISE SPECIFIED ALL
RESISTORS ARE 510 OHM 1/4 W
CAPACITORS ARE 680 pF

DATA TRANSFER IN

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0369	E
SCALE		SHEET 4 OF 9	

DATA TRANSFER OUT



NOTES

* CAPACITOR VALUE DETERMINED BY ASSY DASH NO.


UNLESS OTHERWISE SPECIFIED

CAPACITOR VALUES ARE 680 pF


RESISTOR VALUES ARE 510 OHM 1/4 W

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0369	E
SCALE			SHEET 5 OF 9

BIC CONTROL



CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0369	E
SCALE		SHEET 6 OF 9	




NOTES

UNLESS OTHERWISE SPECIFIED ALL
RESISTORS ARE 510 OHMS 1/4 WATT

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	91C0369	E
SCALE			SHEET 7 OF 9

+5VDC



NOTES

UNLESS OTHERWISE SPECIFIED ALL
RESISTORS ARE 510 OHMS 1/4 WATT

CODE IDENT NO.	SIZE	DWG NO	REV
21101	C	910369	E
SCALE		SHEET 8 OF 9	

PI	
1	GND
2	EB00-I
3	RET
4	EB01-I
5	RET
6	EB02-I
7	RET
8	EB03-I
9	RET
10	EB04-I
11	EB05-I
12	EB06-I
13	EB07-I
14	EB08-I
15	EB09-I
16	EB10-I
17	EB11-I
18	EB12-I
19	EB13-I
20	EB14-I
21	EB15-I
22	
23	
24	
25	
26	FRYX-I
27	
28	DRYX-I
29	
30	SERX-I
31	
32	
33	
34	
35	
36	
37	
38	
39	
40	
41	

PI	
42	SYRT-I
43	IURX-I
44	
45	
46	
47	
48	TRWX-B
49	TR0X-B
50	
51	
52	BCDX-B
53	
54	CDCX-B
55	DCEX-B
56	
57	TAKX-B
58	
59	DESX-B
60	
61	
62	
63	
64	EB00+
65	EB00-
66	EB01+
67	EB01-
68	EB11+
69	EB02+
70	EB02-
71	EB21+
72	
73	
74	
75	EB31+
76	EB41+
77	EB51+
78	
79	
80	
81	EB03+
82	

PI	
83	EB03-
84	EB04+
85	EB04-
86	EB05+
87	EB05-
88	
89	RTNT-
90	GRD
91	
92	
93	
94	
95	
96	WINT-
97	GRD
98	
99	
100	
101	
102	
103	
104	
105	
106	
107	
108	
109	
110	
111	
112	
113	
114	
115	
116	
117	+5VDC
118	
119	
120	
121	GND
122	

J1	
1	DSTRB+
2	RET
3	
4	RET
5	ØR03+
6	RET
7	ØR02+
8	RET
9	ØR01+
10	RET
11	ØR00+
12	RET
13	ØR07+
14	RET
15	ØR06+
16	RET
17	ØR04+
18	RET
19	ØR05+
20	RET
21	HWRY+
22	RET
23	LWRY-
24	RET
25	HWPER+
26	RET
27	DET RB-
28	RET
29	LWPER-
30	RET
31	GRD
32	ØDVCO N+
33	GRD
34	ØANSEL+
35	
36	
37	
38	
39	
40	
41	
42	
43	
44	

J2	
1	RET
2	DIO0+
3	RET
4	DIO3+
5	RET
6	DIO2+
7	RET
8	DIO1+
9	RET
10	STEP-
11	RET
12	LRY-
13	RET
14	HRRY+
15	RET
16	HRPER+
17	RET
18	FH+
19	RET
20	STEP+
21	
22	LRPER-
23	RET
24	
25	
26	
27	
28	
29	
30	
31	
32	
33	
34	DIO5+
35	RET
36	DIO6+
37	RET
38	DIO4+
39	RET
40	DIO7+
41	RET
42	
43	RET
44	

