



**CRAY-1®
COMPUTER SYSTEMS**

**S SERIES
MAINFRAME REFERENCE MANUAL**

HR-0029

Copyright© 1976, 1977, 1978, 1979, 1980, 1982 by
CRAY RESEARCH, INC. This manual or parts thereof
may not be reproduced in any form without permission
of CRAY RESEARCH, INC.

Each time this manual is revised and reprinted, all changes issued against the previous version in the form of change packets are incorporated into the new version and the new version is assigned an alphabetic level. Between reprints, changes may be issued against the current version in the form of change packets. Each change packet is assigned a numeric designator, starting with 01 for the first change packet of each revision level.

Every page changed by a reprint or by a change packet has the revision level and change packet number in the lower righthand corner. Changes to part of a page are noted by a change bar along the margin of the page. A change bar in the margin opposite the page number indicates that the entire page is new; a dot in the same place indicates that information has been moved from one page to another, but has not otherwise changed.

Requests for copies of Cray Research, Inc. publications and comments about these publications should be directed to:

CRAY RESEARCH, INC.,

1440 Northland Drive,

Mendota Heights, Minnesota 55120

<u>Revision</u>	<u>Description</u>
	November, 1982 - Original printing; this publication and HR-0030, the CRAY I/O Subsystem Reference Manual, obsolete publication HR-0808.

PREFACE

This publication describes the functions of CRAY-1 S Series Computer Systems. It is written to assist programmers and engineers and assumes a familiarity with digital computers.

This manual describes the overall computer system, its configurations, and its equipment. It also describes the operation of the Central Processing Unit, which executes programs, runs user jobs, and oversees job flow within the CRAY-1 S Series Computer System.

In addition, appendixes contain detailed reference information.

Details of the CRAY I/O Subsystem and the Mass Storage Subsystem are given in the following publications:

HR-0030 CRAY I/O Subsystem Reference Manual
HR-0630 Mass Storage Subsystem Hardware Reference Manual

////////////////////////////////////

WARNING

This equipment generates, uses, and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, may cause interference to radio communications. As temporarily permitted by regulation it has not been tested for compliance with the limits for Class A computing devices pursuant to Subpart J of Part 15 of FCC Rules, which are designed to provide reasonable protection against such interference. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

////////////////////////////////////

CONTENTS

<u>PREFACE</u>	iii
 1. <u>SYSTEM COMPONENTS</u>	 1-1
INTRODUCTION	1-1
SYSTEM COMPONENTS	1-3
Central Processing Unit	1-5
Maintenance Control Unit	1-6
I/O Subsystem	1-7
Mass storage units	1-8
Solid-state Storage Device	1-11
Condensing units	1-12
Power distribution units	1-13
Motor-generator units	1-14
INTERFACES	1-15
 2. <u>SYSTEM CONFIGURATION</u>	 2-1
INTRODUCTION	2-1
S/500 and S/1000 Models	2-1
S/1200, S/2200, and S/4200 Models	2-2
S/1300, S/2300, and S/4300 Models	2-3
S/1400, S/2400, and S/4400 Models	2-5
CRAY-1 S AND SSD CONFIGURATION	2-7
INTERFACES TO FRONT-END COMPUTER	2-8
SYSTEM OPERATION	2-9
Maintenance Control Unit communication	2-9
I/O Subsystem communication	2-10
Deadstart	2-12
 3. <u>GENERAL INFORMATION</u>	 3-1
INTRODUCTION	3-1
Italics	3-2
Register conventions	3-2
Number conventions	3-2
Clock period	3-4
MEMORY SECTION	3-4
CONTROL SECTION	3-5
COMPUTATION SECTION	3-5
INPUT/OUTPUT SECTION	3-7

4. <u>CENTRAL MEMORY SECTION</u>	4-1
INTRODUCTION	4-1
MEMORY CYCLE TIME	4-1
MEMORY ACCESS	4-1
MEMORY ORGANIZATION	4-3
MEMORY ADDRESSING	4-4
SPEED CONTROL	4-4
8-BANK PHASING	4-5
MEMORY ERROR CORRECTION	4-5
5. <u>CPU CONTROL SECTION</u>	5-1
INTRODUCTION	5-1
INSTRUCTION ISSUE AND CONTROL	5-1
Program Address register	5-2
Next Instruction Parcel register	5-2
Current Instruction Parcel register	5-2
Lower Instruction Parcel register	5-3
Instruction buffers	5-3
EXCHANGE MECHANISM	5-5
Exchange package	5-5
Memory error data	5-7
E - error type	5-7
S - syndrome	5-7
R - read mode	5-7
R'RAB - read address	5-8
Exchange registers	5-8
Exchange Address register	5-8
Mode register	5-8
Flag register	5-9
Active exchange package	5-10
Exchange sequence	5-10
Exchange initiated by deadstart sequence	5-10
Exchange initiated by interrupt flag set	5-11
Exchange initiated by program exit	5-11
Exchange sequence issue conditions	5-12
Exchange package management	5-12
MEMORY FIELD PROTECTION	5-13
Base Address register	5-14
Limit Address register	5-14
Program range error	5-14
Operand range error	5-15
REAL-TIME CLOCK	5-15
PROGRAMMABLE CLOCK	5-15
Instructions	5-16
Interrupt Interval register	5-16
Interrupt Countdown counter	5-16
Clear programmable clock interrupt request	5-17
DEADSTART SEQUENCE	5-17

6. <u>CPU COMPUTATION SECTION</u>	6-1
INTRODUCTION	6-1
OPERATING REGISTERS	6-1
ADDRESS REGISTERS	6-2
A registers	6-3
B registers	6-4
SCALAR REGISTERS	6-5
S registers	6-5
T registers	6-6
VECTOR REGISTERS	6-7
V registers	6-8
V register reservations	6-9
Vector control registers	6-10
Vector Length register	6-10
Vector Mask register	6-11
FUNCTIONAL UNITS	6-11
Address functional units	6-12
Address Add functional unit	6-12
Address Multiply functional unit	6-12
Scalar functional units	6-12
Scalar Add functional unit	6-13
Scalar Shift functional unit	6-13
Scalar Logical functional unit	6-13
Scalar Population/Parity/Leading Zero functional unit	6-13
Vector functional units	6-14
Vector functional unit reservation	6-14
Vector Add functional unit	6-14
Vector Shift functional unit	6-15
Vector Logical functional unit	6-15
Vector Population/Parity functional unit	6-15
Floating-point functional units	6-15
Floating-point Add functional unit	6-16
Floating-point Multiply functional unit	6-16
Reciprocal Approximation functional unit	6-16
Recursive characteristic of vector functional units	6-17
ARITHMETIC OPERATIONS	6-20
Integer arithmetic	6-20
Floating-point arithmetic	6-21
Normalized floating-point numbers	6-22
Floating-point range errors	6-22
Floating-point Add functional unit	6-22
Floating-point Multiply functional unit	6-23
Floating-point Reciprocal Approximation functional unit	6-24
Double-precision numbers	6-24
Addition algorithm	6-24
Multiplication algorithm	6-25

ARITHMETIC OPERATIONS (continued)	
Division algorithm	6-27
Newton's method	6-27
Derivation of the division algorithm	6-28
LOGICAL OPERATIONS	6-31

7. <u>CPU INPUT/OUTPUT SECTION</u>	7-1
INTRODUCTION	7-1
DATA TRANSFER FOR I/O SUBSYSTEM	7-1
DATA TRANSFER FOR SOLID-STATE STORAGE DEVICE	7-2
I/O CHANNELS	7-2
Channel groups	7-3
I/O instructions	7-3
I/O CHANNEL OPERATION	7-3
INPUT CHANNEL PROGRAMMING	7-5
Input channel error conditions	7-6
Parity error	7-6
Unexpected Ready signal	7-6
OUTPUT CHANNEL PROGRAMMING	7-7
Output channel error conditions	7-7
16-BIT ASYNCHRONOUS CHANNELS	7-8
Input channels	7-8
Data bits 2 ⁰ through 2 ¹⁵	7-8
Parity bits 0 through 3	7-8
Ready	7-8
Resume	7-9
Disconnect	7-10
Channel Master Clear	7-10
Output channels	7-10
Data bits 2 ⁰ through 2 ¹⁵	7-10
Parity bits 0 through 3	7-10
Ready	7-11
Resume	7-12
Disconnect	7-12
16-BIT HIGH-SPEED ASYNCHRONOUS CHANNELS	7-12
Input channels	7-12
Data bits 2 ⁰ through 2 ¹⁵	7-12
Parity bits 0 through 3	7-13
Ready	7-14
Resume	7-14
Disconnect	7-14
Output channels	7-14
Data bits 2 ⁰ through 2 ¹⁵	7-14
Parity bits 0 through 3	7-15
Channel Master Clear	7-16
Ready	7-16
Resume	7-16
Disconnect	7-16

16-BIT SYNCHRONOUS CHANNELS	7-16
Input channels	7-16
Data bits 2^0 through 2^{15}	7-18
Parity bits 0 through 3	7-18
Ready	7-18
Resume	7-18
Disconnect	7-18
Block length restrictions	7-19
Clock	7-19
Output channels	7-19
Data bits 2^0 through 2^{15}	7-19
Parity bits 0 through 3	7-19
Channel Master Clear	7-21
Ready	7-21
Resume	7-21
Disconnect	7-21
Block length restrictions	7-21
Clock	7-21
PROGRAMMED MASTER CLEAR TO EXTERNAL DEVICE	7-22
Sequence for asynchronous channels	7-22
Sequence for high-speed asynchronous and synchronous channels	7-23
MEMORY ACCESS	7-23
I/O LOCKOUT	7-25
MEMORY BANK CONFLICTS	7-25
I/O MEMORY CONFLICTS	7-25
I/O MEMORY REQUEST CONDITIONS	7-26
I/O MEMORY ADDRESSING	7-26
 8. <u>CPU INSTRUCTIONS</u>	8-1
INSTRUCTION FORMAT	8-1
1-parcel instruction format with discrete j and k fields	8-1
1-parcel instruction format with combined j and k fields	8-2
2-parcel instruction format with combined j , k , and m fields	8-2
2-parcel instruction format with combined i , j , k , and m fields	8-3
SPECIAL REGISTER VALUES	8-4
INSTRUCTION ISSUE	8-4
INSTRUCTION DESCRIPTIONS	8-5

APPENDIX SECTION

A.	<u>SUMMARY OF CPU TIMING INFORMATION.</u>	A-1
	SCALAR INSTRUCTIONS.	A-1
	VECTOR INSTRUCTIONS.	A-3
	HOLD ISSUE	A-4
	HOLD MEMORY.	A-5
	INTERRUPT TIMING	A-6
B.	<u>PHYSICAL ORGANIZATION OF THE MAINFRAME</u>	B-1
	MAINFRAME.	B-1
	MODULES	B-2
	CLOCK	B-4
	POWER SUPPLIES	B-4
	COOLING.	B-5
C.	<u>SOFTWARE CONSIDERATIONS</u>	C-1
	SYSTEM MONITOR	C-1
	USER PROGRAM	C-1
	OPERATING SYSTEM	C-1
	SYSTEM OPERATION	C-2
	FLOATING-POINT RANGE ERRORS.	C-2
D.	<u>CPU INSTRUCTION SUMMARY.</u>	D-1

INDEX

FIGURES

1-1	Typical CRAY-1 S Series Computer System with an I/O Subsystem	1-3
1-2	CRAY-1 S mainframe chassis	1-5
1-3	Maintenance Control Unit	1-6
1-4	I/O Subsystem chassis	1-7
1-5	Disk controller cabinet containing DCUs	1-8
1-6	DD-29 Disk Storage Unit	1-10
1-7	Solid-state Storage Device chassis	1-11
1-8	Condensing unit	1-12
1-9	Power distribution units	1-13
1-10	Motor-generator equipment	1-14
1-11	Typical interface cabinet	1-15
2-1	Block diagram of S/500 and S/1000 systems	2-1
2-2	Block diagram of S/1200, S/2200, and S/4200 systems	2-2
2-3	Block diagram of S/1300, S/2300, S/4300 systems with increased disk capacity	2-4
2-4	Block diagram of S/1300, S/2300, and S/4300 systems with block multiplexer channels	2-5

FIGURES (continued)

2-5	Block diagram of S/1400, S/2400, and S/4400 systems with increased disk capacity	2-6
2-6	Block diagram of S/1400, S/2400, and S/4400 systems with block multiplexer channels	2-7
2-7	CRAY-1 S Computer System with SSD	2-8
2-8	I/O Subsystem communication	2-11
3-1	Basic organization of the CPU	3-1
3-2	Control and data paths in the CPU	3-3
4-1	Memory address (8 banks)	4-4
4-2	Memory address (16 banks)	4-4
4-3	Memory data path with SECDED	4-6
4-4	Error correction matrix	4-7
5-1	Instruction issue and control elements	5-1
5-2	Instruction buffers	5-3
5-3	Exchange package	5-6
6-1	Address registers and functional units	6-2
6-2	Scalar registers and functional units	6-5
6-3	Vector registers and functional units	6-7
6-4	Integer data formats	6-20
6-5	Floating-point data format	6-21
6-6	Integer multiply in Floating-point Multiply functional unit	6-24
6-7	49-bit floating-point addition	6-24
6-8	Floating-point multiply partial-product sums pyramid	6-26
6-9	Newton's method	6-27
7-1	Basic I/O program flowchart	7-5
7-2	Channel I/O control	7-24
8-1	General form for instructions	8-1
8-2	1-parcel instruction format with discrete j and k fields	8-2
8-3	1-parcel instruction format with combined j and k fields	8-2
8-4	2-parcel instruction format with combined j , k , and m fields	8-3
8-5	2-parcel instruction format with combined i , j , k , and m fields	8-4
8-6	Vector left double shift, first element, VL greater than 1	8-64
8-7	Vector left double shift, second element, VL greater than 2	8-64
8-8	Vector left double shift, last element	8-64
8-9	Vector right double shift, first element	8-65
8-10	Vector right double shift, second element, VL greater than 1	8-66
8-11	Vector right double shift, last operation	8-66
B-1	Physical organization of mainframe	B-2
B-2	General chassis layout	B-3
B-3	Clock pulse waveform	B-4

TABLES

1-1	Models of the CRAY-1 S Series of Computer Systems	1-2
1-2	CRAY-1 S system characteristics	1-4
4-1	Vector memory rate x 80×10^6 references per second	4-5
7-1	Channel word assembly/disassembly	7-4
7-2	16-bit asynchronous input channel signal exchange	7-9
7-3	16-bit asynchronous output channel signal exchange	7-11
7-4	16-bit high-speed asynchronous input channel signal exchange	7-13
7-5	16-bit high-speed asynchronous output channel signal exchange	7-15
7-6	16-bit synchronous input channel signal exchange	7-17
7-7	16-bit synchronous output channel signal exchange	7-20

INTRODUCTION

The CRAY-1 S Series of Computer Systems has a mainframe with a powerful general-purpose Central Processing Unit (CPU) capable of extremely high processing rates. These rates are achieved by combining scalar and vector capabilities into the CPU, which is joined to a large, fast, integrated circuit memory. Vector processing, which is the performance of iterative operations on sets of ordered data, provides results at rates greatly exceeding the result rates of conventional scalar processing. Scalar operations complement the vector capability by providing solutions to problems not readily adaptable to vector techniques. Table 1-1 summarizes the models available in the S Series of Computer Systems. These models are described in greater detail in section 2 under System Configurations.

The CRAY-1 S Series of Computer Systems encompasses a wide variety of configurations (see section 2). On advanced models, a sophisticated I/O Subsystem matches high processing rates with high input/output transfer rates for communication with mass storage units, other peripheral devices, and a wide variety of host computers. In addition, a Cray Research, Inc., Solid-state Storage Device (SSD) can be attached to the CRAY-1 S mainframe. An SSD provides the means for significantly improving the throughput performance of programs that access large data files repetitively.

This section briefly describes the system components. Figure 1-1 illustrates a typical system.

Table 1-1. Models of the CRAY-1 S Series of Computer Systems

MODEL	S/500	S/1000	S/1200	S/1300	S/1400	S/2200	S/2300	S/2400	S/4200	S/4300	S/4400
<u>CPU</u>											
Central Memory size (64-bit words)	.5M	1M	1M	1M	1M	2M	2M	2M	4M	4M	4M
<u>FRONT-END INTERFACES</u>	1-3	1-3	1-3	1-3	1-3	1-3	1-3	1-3	1-3	1-3	1-3
<u>I/O SUBSYSTEM</u>											
I/O Processors			2	3	4	2	3	4	2	3	4
Buffer Memory size			1, 4, or 8M	1, 4, or 8M	1, 4, or 8M	1, 4, or 8M	1, 4, or 8M	1, 4, or 8M	1, 4, or 8M	1, 4, or 8M	1, 4, or 8M
DCU-4 Disk Controller Units			1-4	1-8	1-12	1-4	1-8	1-12	1-4	1-8	1-12
DD-29 Disk Storage Units			2-16	2-32	2-48	2-16	2-32	2-48	2-16	2-32	2-48
Block Multiplexer Controllers [†]			1-4	1-4			1-4	1-4		1-16	1-16
Block Multiplexer Channels [†]			1-16	1-16		1-16	1-16		1-16	1-16	
<u>MASS STORAGE SUBSYSTEM</u>											
DCU-3 Disk Control Units	2-8	2-8	NA	NA	NA	NA	NA	NA	NA	NA	NA
DD-29 Disk Storage Units	2-32	2-32									
<u>SOLID-STATE STORAGE DEVICE</u>											
Memory size	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M	8, 16, or 32M

[†] Optional




Figure 1-1. Typical CRAY-1 S Series Computer System
with an I/O Subsystem

SYSTEM COMPONENTS

The CRAY-1 S Series Computer System is composed of a CRAY-1 mainframe with a powerful CPU operating with either a Maintenance Control Unit (MCU) or an I/O Subsystem. Mass storage devices are also an integral part of a CRAY-1 S Series Computer System. Optionally, a Cray Research, Inc., SSD can be a component of the CRAY-1 S Series Computer System. Supporting the CRAY-1 S equipment are condensing units for refrigeration, power distribution units for the mainframe, the I/O Subsystem, and the SSD, and motor-generators providing system power. Table 1-2 gives overall system characteristics.

Table 1-2. CRAY-1 S system characteristics

Configuration	<ul style="list-style-type: none"> - Central Processing Unit (CPU) - Maintenance Control Unit (MCU) or I/O Subsystem with 2, 3, or 4 I/O Processors - Optional Solid-state Storage Device (SSD)
CPU speed	<ul style="list-style-type: none"> - 12.5 ns CPU clock period - 80 million floating-point additions per second - 80 million floating-point multiplications per second - Simultaneous floating-point addition and multiplication - 80 million half-precision floating-point divisions per second - 25 million full-precision floating-point divisions per second
Memories	<ul style="list-style-type: none"> - Up to 4 million 64-bit words in CPU Central Memory - 65,536 16-bit parcels in Local Memory of each I/O Processor in the I/O Subsystem - 6 direct memory access (DMA) ports (each I/O Processor) - 1, 4, or 8 million 64-bit words of I/O Subsystem Buffer Memory - 8, 16, or 32 million 64-bit words of SSD memory
Mass storage	<ul style="list-style-type: none"> - 600 million byte disk drive - 44 disk drives maximum for mainframe - 48 disk drives maximum for I/O Subsystem - 35.4 Mbits per second disk drive transfer rate
Input/Output	<ul style="list-style-type: none"> - Up to 12 CPU channel pairs - 1 standard and 1 optional Memory Channel to CPU (I/O Subsystem); approximately 850 Mbits per second - 1 Memory Channel and 1 I/O channel pair per SSD - Mainframe interfaces - 40 channels per I/O Processor
Physical	<ul style="list-style-type: none"> - 56 sq ft floor space for mainframe - 24 sq ft floor space for I/O Subsystem - 24 sq ft floor space for SSD - 5.25 tons, mainframe weight - 1.5 tons, I/O Subsystem weight - 1.5 tons, SSD weight - Liquid refrigeration of each chassis - 400 Hz power from motor-generators

CENTRAL PROCESSING UNIT

The Central Processing Unit (CPU) is a single integrated processing unit with a memory section, a control section, a computation section, and an input/output section. Each CPU section is described in later sections of this publication.

The computation section is located in four columns of the CRAY-1 mainframe chassis (figure 1-2). An additional four or eight columns contain memory. These variations are discussed in section 2 with the description of each configuration.




Figure 1-2. CRAY-1 S mainframe chassis

MAINTENANCE CONTROL UNIT

The Maintenance Control Unit (MCU) (figure 1-3) is used for supervisory operation and maintenance on CRAY-1 models S/500 and S/1000. The MCU consists of a minicomputer, a tape drive, a removable pack disk drive, a printer/plotter, and two operator consoles. It can be used to enter jobs locally.



Figure 1-3. Maintenance Control Unit

I/O SUBSYSTEM

Models S/1200 through S/4400 of the CRAY-1 S Series are equipped with an I/O Subsystem composed of two, three, or four I/O Processors, Buffer Memory, and required interfaces. I/O Processors (IOPs) are designed for fast data transfer between front-end computers, peripheral devices, storage devices, and Buffer Memory or between Buffer Memory and Central Memory of a CRAY-1 mainframe.

Each IOP has a memory section, a control section, a computation section, and an input/output section. I/O sections are independent and handle some portion of the I/O requirements for the system. The I/O Subsystem is housed in a 4-column chassis (figure 1-4) similar to the CRAY-1 mainframe chassis. Refer to the CRAY I/O Subsystem Reference Manual, publication HR-0030, for a detailed description of the I/O Subsystem.




Figure 1-4. I/O Subsystem chassis

MASS STORAGE UNITS

The basic mass storage unit for the CRAY-1 Series of Computer Systems is the DD-29 Disk Storage Unit (DSU). This device is a 606 Mbyte disk drive with a data transfer rate of 35.4 Mbits per second.

Models S/500 and S/1000 can have up to four DD-29 DSUs connected to one DCU-3 Disk Controller Unit, and a mass storage subsystem composed of two to eight DCU-3 Disk Controller Units and 2 to 44 DSUs can be configured. The actual number of units depends on the number of available I/O channel pairs (for example, if four channel pairs are used from front-end computer systems, including one for the MCU, the remaining eight can be used for mass storage.) Figure 1-5 shows a disk controller cabinet containing DCUs. Operating and programming information for the DCU-3 Disk Controller Unit is included in the Mass Storage Subsystem Hardware Reference Manual, CRI publication HR-0630.




Figure 1-5. Disk controller cabinet containing DCUs

Models S/1200 through S/4400 can have up to four DD-29 DSUs connected to one DCU-4 Disk Controller Unit. The DCU-4 Disk Controller Unit interfaces the four disk units with an IOP of an I/O Subsystem through one direct memory access (DMA) port. (A DMA port can transfer data at peak rates of approximately 850 Mbits per second.) The DCU-4 Disk Controller Unit can transfer data between the DMA port and four DD-29 DSUs with all DSUs operating at full speed without missing data or skipping revolutions. Depending on the CRAY-1 S Computer System configuration, a minimum of 2 and a maximum of 92 DD-29 DSUs can be configured. (The 92 DSUs includes 44 from the mainframe channels and 48 from the I/O Subsystem.) Figure 1-6 shows a DD-29 DSU. The DCU-4 Disk Controller Unit is housed in the I/O Subsystem chassis.

Each DD-29 DSU has two accesses for connecting it to controllers. The second independent data path to each disk storage unit can exist although software is not supported on the second data path. Reservation logic is provided to control access to each DD-29 DSU.

DD-29 DSU operational characteristics are summarized below. Further information about the DCU-4 Disk Controller Unit and DD-29 DSU is included in the CRAY I/O Subsystem Reference Manual, publication HR-0030.

Bits per drive: 4.848×10^9
Bytes per drive: 606×10^6
Words per drive: 75.8×10^6

Words per sector: 512
Words per track: 9216
Words per logical cylinder: 92,160

Bytes per sector: 4096

Sectors per logical track: 18
Logical tracks per cylinder: 10

Maximum Latency: 16.6 msec.

Access time: 15 - 80 msec.

Transfer rate (maximum)

- One sector: 38.7×10^6 bits per second
- One cylinder (180 sectors): 35.4×10^6 bits per second[†]
- One drive (823 cylinders): 32.2×10^6 bits per second^{††}

[†] Rate is less than one sector rate due to the time required to pass over the sector address information prerecorded between sectors.

^{††} Rate is less than one cylinder rate due to the time required to move the heads one track (one cylinder).



Figure 1-6. DD-29 Disk Storage Unit

SOLID-STATE STORAGE DEVICE

The Solid-state Storage Device (SSD) is used as a device for temporary storage. The SSD offers performance improvements over disks for short, random and long, sequential data transfers between the CRAY-1 mainframe's Central Memory and the SSD. On the CRAY-1 Computer System, the SSD requires a Memory Channel and a special controller to connect to the mainframe. This linkage uses one of the 12 standard I/O channel pairs available on the mainframe.

The SSD is housed in a 4-column chassis (figure 1-7) similar to the I/O Subsystem chassis. Refer to the Solid-state Storage Device (SSD) Hardware Reference Manual, publication HR-0031, for a detailed description of the SSD.



Figure 1-7. Solid-state Storage Device chassis

CONDENSING UNITS

Condensing units (figure 1-8) contain the major components of the refrigeration system used to cool the CRAY-1 computer chassis. Heat is removed from the condensing unit by a secondary cooling system separate from the CRAY-1 Computer System.




Figure 1-8. Condensing unit

POWER DISTRIBUTION UNITS

The CRAY-1 mainframe, I/O Subsystem, SSD, and disk controller units all operate from 400 Hz 3-phase power. The mainframe, I/O Subsystem, and SSD have independent power distribution units. The power distribution unit for the CRAY-1 mainframe contains adjustable transformers for regulating the voltage to each power supply for the mainframe. The power distribution unit also contains temperature monitoring equipment that checks temperatures at strategic locations on the mainframe chassis. Automatic warning and shutdown circuitry protect the mainframe in case of overheating or excessive cooling. The control switches for the motor-generators and the condensing unit are mounted on the CRAY-1 mainframe power distribution unit. (DCU-3 Disk Controller Units have these functions built into the disk controller cabinet.)

The smaller power distribution unit performs similar functions for the I/O Subsystem chassis or the SSD chassis.

Figure 1-9 shows the power distribution units for the CRAY-1 mainframe and for the I/O Subsystem or SSD.




Figure 1-9. Power distribution units

MOTOR-GENERATOR UNITS

Motor-generator units convert primary power from the commercial power mains to the 400 Hz power used by the CRAY-1 Computer System. These units isolate the system from transients and fluctuations on the commercial power mains. The equipment consists of two or three motor-generator units and a control cabinet. Figure 1-10 shows a typical motor-generator and the control cabinet.




Figure 1-10. Motor-generator equipment

INTERFACES

The CRAY-1 S is designed for use with front-end computers in a network of computers. Standard front-end interfaces connect the CRAY-1 I/O channels to channels of a variety of other computers. Each interface accommodates only a specific type of front-end computer, interfacing it to the CRAY-1 S via one low speed asynchronous I/O channel pair in either the CPU or IOP.

Each interface is housed in a stand-alone cabinet (figure 1-11) located near the host computer. The cabinet is air cooled and operates directly from the 60 Hz AC power mains. Power consumption, and therefore the heat generated by the interface cabinet, varies with the complexity of the interface. The cabinet contains two or more logic modules and appropriate cabling connector panels. Internal power supplies provide the required logic and communication voltages. Cabinet grounding is flexible and the unit can be easily integrated into a front-end system with its specific grounding requirements. The interface uses hardware logic to perform command translation and protocol conversion needed to transfer data. Its operation is invisible to the front-end computer user and the CRAY-1 user.

Standard interface hardware exists for the Maintenance Control Unit (MCU). The MCU interface is built on a circuit board in the MCU computer chassis and connects to an I/O channel pair of the CRAY-1 mainframe. While the MCU can be used to submit jobs and get results, its normal use is for system control.




Figure 1-11. Typical interface cabinet

INTRODUCTION

Several combinations of the basic system components are supported in the CRAY-1 S Series of Computer Systems. Central Memory of the CRAY-1 mainframe is available in four sizes. The I/O Subsystem is present on larger models in the S Series and consists of two, three, or four processors. A Solid-state Storage Device (SSD) can also be included in the configuration of a CRAY-1 S system. The following paragraphs describe the models available in the CRAY-1 S Series.

S/500 AND S/1000 MODELS

The S/500 systems have a 1/2-million word Central Memory, and the S/1000 systems have a 1-million word Central Memory. Figure 2-1 shows these types of configurations.




Figure 2-1. Block diagram of S/500 and S/1000 systems

The S/500 and the S/1000 systems use the Maintenance Control Unit (MCU) for supervision, maintenance, and control of system initialization. The MCU has a 16-bit minicomputer with 32K words of 16-bit memory supporting the standard peripheral equipment: a printer/plotter, an 800 bpi 9-track tape unit, display terminals, and a removable pack disk drive.

Up to three front-end computer interfaces and up to 32 disk storage units (if no interfaces are present) can be connected to the CPU via the CRAY-1 I/O channels.

S/1200, S/2200, AND S/4200 MODELS

The S/x200 systems have the common characteristic of a 2-processor I/O Subsystem but differ in size of Central Memory: the S/1200 has 1 million words; the S/2200 has 2 million words; and the S/4200 has 4 million words. Figure 2-2 shows a configuration for these systems.




Figure 2-2. Block diagram of S/1200, S/2200, and S/4200 systems

The Master I/O Processor (MIOP) controls front-end interfaces and the standard station peripherals. The Peripheral Expander interfaces the station peripherals to one direct memory access (DMA) port of the MIOP. The MIOP also connects to Buffer Memory and to Central Memory of the CRAY-1 S over a CRAY-1 S channel pair.

In S/x200 systems, the Buffer I/O Processor (BIOP) is the main link between Central Memory and the mass storage devices and is the only IOP having a standard Memory Channel to Central Memory. The S/x200 systems support up to 16 disk storage units.

S/1300, S/2300, AND S/4300 MODELS

The S/x300 systems have the common characteristic of a 3-processor I/O Subsystem but differ in size of Central Memory: S/1300 has 1 million words; S/2300 has 2 million words; and the S/4300 has 4 million words. These configurations are the same as those described previously, except for the addition of a third IOP in the I/O Subsystem and an optional second Memory Channel.

The standard third IOP is a Disk I/O Processor (DIOP), which can have an optional second Memory Channel. A DIOP is used for additional disk storage units and handles up to four disk controller units with up to 16 disk storage units. This addition effectively doubles the mass storage capacity over that of the S/x200 models; up to 32 disk storage units can be used. The configuration for the systems having a DIOP as the third processor in the I/O Subsystem and the optional second Memory Channel is shown in figure 2-3.

An optional third IOP can be an Auxiliary I/O Processor (XIOP). The XIOP is used for block multiplexer channels and interfaces to a maximum of four BMC-4 Block Multiplexer Controllers, each of which can handle up to four block multiplexer channels. An XIOP uses one DMA port for each controller and another DMA port to connect with the Buffer Memory. An XIOP can have an optional second Memory Channel; however, software is not available to support this channel operation. The configuration for the systems having an XIOP as the third processor in the I/O Subsystem is shown in figure 2-4.




Figure 2-3. Block diagram of S/1300, S/2300, and S/4300 systems with increased disk capacity




Figure 2-4. Block diagram of S/1300, S/2300, and S/4300 systems with block multiplexer channels

S/1400, S/2400, AND S/4400 MODELS

The S/x400 systems have the common characteristic of a 4-processor I/O Subsystem but differ in the size of Central Memory: the S/1400 has 1 million words; the S/2400 has 2 million words; and the S/4400 has 4 million words. For the S/x400 systems, the third IOP handles disk storage units and can have an optional second Memory Channel. The fourth IOP is assigned to either additional disk storage units or Block Multiplexer Controllers.

Figure 2-5 shows the configuration for the increased disk capacity. This configuration makes available the maximum mass storage resource; up to 48 disk storage units can be used.

Figure 2-6 shows the configuration for the block multiplexer channels. This configuration handles up to 16 channels via a maximum of four block multiplexer controllers.




Figure 2-5. Block diagram of S/1400, S/2400, and S/4400 systems with increased disk capacity




Figure 2-6. Block diagram of S/1400, S/2400, and S/4400 systems with block multiplexer channels

CRAY-1 S AND SSD CONFIGURATION

The CRAY-1 S Computer System can be configured with an SSD using a Memory Channel, a standard I/O channel pair, and a special controller to connect the SSD to the mainframe. Figure 2-7 shows a CRAY-1 S Computer System configured with an SSD.




Figure 2-7. CRAY-1 S Computer System with SSD

INTERFACES TO FRONT-END COMPUTER

A front-end computer system is self contained and executes under the control of its own operating system. Standard interfaces connect the CRAY-1 I/O channels to channels of a variety of other computers providing input data to the CRAY-1 Computer System and receiving output from it for distribution to a variety of peripheral equipment. Interfaces compensate for differences in channel widths, machine word size, electrical logic levels, and control signals. The MIOP communicates through a CRAY-1 I/O channel pair to a channel adapter module in the CRAY-1 mainframe.

A primary goal of the interface is to maximize the use of the front-end channel connected to the CRAY-1 Computer System. Since the CRAY-1 channel connected to the interface is faster than any existing front-end channel, the burst rate of the interface is the rate of the front-end channel.

Interfaces to front-end computers allow the front-end computers to service the CRAY-1 Computer System in the following ways:

- As a master operator station
- As a local operator station
- As a local batch entry station
- As a data concentrator for multiplexing several other stations into a single CRAY-1 channel
- As a remote batch entry station
- As an interactive communication station

Detailed information about the front-end system and the front-end communication protocol is outside the scope of this publication.

SYSTEM OPERATION

The CRAY-1 Computer System consists of the components described previously, the communication paths among them, and the software that moves the data within the devices. The following paragraphs briefly describe the system communication for systems including an MCU or an I/O Subsystem. The deadstart process (system initialization procedure) used to bring the system to an operational state is described later in this section.

MAINTENANCE CONTROL UNIT COMMUNICATION

For systems with an MCU, after the Cray Operating System has been initialized and is operational, communication with the MCU is by software protocol. The MCU is connected to a CRAY-1 channel pair with additional control signals for execution of the Master Clear operation, I/O Master Clear operation, Dead Dump operation, and Sample Parity Error operation (see section 7, CPU input/output).

The MCU has a software package that enables it to serve as a local batch station during production hours. As a local station, the MCU can submit diagnostic routines for execution or can submit other batch jobs. These diagnostics are typically stored on a local disk and are submitted to the CRAY-1 mainframe by operator command.

I/O SUBSYSTEM COMMUNICATION

The CRAY-1 S Series Computer System provides communication paths between Central Memory and the MIOP and BIOP (and between Central Memory and a DIOP or an XIOP if a second Memory Channel is present); between each IOP and Buffer Memory; and among all the IOPs. The arrangement is shown in figure 2-8.


Communication between Central Memory and the IOPs is over one CRAY-1 I/O channel pair to the MIOP and over one or two Memory Channels to the BIOP and DIOP or XIOP. The CRAY-1 I/O channel pair exchanges system control information with the MIOP, while the Memory Channels transfer data through the BIOP and DIOP or XIOP.

One DMA port of each IOP is connected with Buffer Memory through a channel with an approximate rate of 850 Mbits/second. Buffer Memory receives data from one IOP and stores it until the BIOP (or DIOP or XIOP if a second Memory Channel is present) can remove that data and pass it to Central Memory. In this way, each IOP communicates with every other IOP in high-speed data block transfers.

Additionally, each IOP is connected with the other IOPs by slower channels called accumulator channels. These channels pass one 16-bit parcel at a time from the accumulator of one IOP to the accumulator of another IOP and are used primarily for control and status reporting.

Any errors occurring in system memories or in the Memory Channel are reported to the MIOP through a special error channel separate from the data channels. Thus, most error logging for the system is initiated by the MIOP.

The resulting communications network among the processors speeds the flow of data from the front-end computers, peripheral devices, and mass storage units; stores the data as necessary; and passes the data to Central Memory. The network also facilitates transfer of results from Central Memory to the final destination. The CRAY I/O Subsystem Hardware Reference Manual, publication HR-0030, provides additional information on I/O Subsystem communication.



- 50 Mbit/s CRAY-1 I/O channel pair
- Approximately 850 Mbit/s Memory Channel
- ==== Approximately 850 Mbit/s DMA channel
- Accumulator channel

Figure 2-8. I/O Subsystem communication

DEADSTART

For models S/500 or S/1000, the CRAY-1 mainframe is deadstarted by loading the operating system from the MCU disk unit into Central Memory. The STARTUP command is described in the Data General Station (DGS) Operator's Guide, CRI publication SG-0006.

For models S/1200 through S/4400, the I/O Subsystem is initially deadstarted from the Peripheral Expander magnetic tape unit. Subsequent I/O Subsystem deadstarts can be from magnetic tape or a DD-29 Disk Storage Unit. Once the I/O Subsystem is operating, the CRAY-1 mainframe can be deadstarted from the Peripheral Expander magnetic tape unit or the DD-29 Disk Storage Unit. The STARTUP command and procedures for installing deadstart files on the DD-29 DSU are described in the I/O Subsystem (IOS) Operator's Guide, CRI publication SG-0051.

In case of a failure in the MIOP, a maintenance deadstart panel can be used to load a deadstart or diagnostic program into the MIOP or BIOP.

INTRODUCTION

The Central Processing Unit (CPU) of the CRAY-1 S mainframe executes programs, runs user jobs, and oversees job flow within the CRAY-1 S Series Computer System. Scalar and vector operations are performed in the CPU using a large, fast Central Memory and I/O channels capable of rapid data transfers. Figure 3-1 represents the basic organization of the CPU. Memory varies from one-half million to four million words of 64-bits each.

Memory Channels are used for high-speed data transfers to and from I/O Processors (IOPs) in the I/O Subsystem and Central Memory. Twelve I/O channel pairs provide access to front-end computers, mass storage controllers, and the I/O Subsystem. Optionally, a Memory Channel can be used with a special controller and one of the 12 standard I/O channel pairs to transfer data between a Solid-state Storage Device (SSD) and Central Memory.




Figure 3-1. Basic organization of the CPU

Figure 3-2 illustrates the components of the CPU and presents a general view of data flow in the system.

This section provides general information about the four sections of the CPU (Central Memory, control, computation, and input/output). Later sections describe the four sections in greater detail and explain CPU instructions.

The following conventions are used in this manual.

ITALICS

Italicized lowercase letters, such as *jk*, indicate variable information.

REGISTER CONVENTIONS

Parenthesized register names are used frequently in this manual as a form of shorthand notation for the expression "the contents of register ---." For example, Branch to (P) means "Branch to the address indicated by the contents of the program parcel counter, P."

Designations for the A, B, S, T, and V registers are used extensively. For example, "Transmit (*Tjk*) to *Si*" means "Transmit the contents of the T register specified by the *jk* designators to the S register specified by the *i* designator."

Register bits are numbered from right to left as powers of 2, starting with 2^0 . Bit 2^{63} of an S, V, or T register value represents the most significant bit. Bit 2^{23} of an A or B register value represents the most significant bit. (A and B registers are 24 bits.)

The numbering convention for the Exchange Package is an exception. Bits in the Exchange Package are numbered from left to right and are not numbered as powers of 2 but as bits 0 through 63 with 0 as the most significant and 63 as the least significant.

NUMBER CONVENTIONS

Unless otherwise indicated, numbers in this manual are decimal numbers. Octal numbers are indicated with an 8 subscript. Exceptions are register numbers, channel numbers, instruction parcels in instruction buffers, and instruction forms given in octal without the subscript.




Figure 3-2. Control and data paths in the CPU

CLOCK PERIOD

The basic unit of CPU computation time is 12.5 nanoseconds (ns) and is referred to as a clock period (CP). Instruction issue, memory references, and other timing considerations are often measured in CPs.

MEMORY SECTION

CRAY-1 Central Memory consists of 8 or 16 banks of solid state, random access memory (RAM). Four memory size options are available: 524,288 or 1,048,576 or 2,097,152 or 4,194,304 words. Each word is 72 bits (64 data bits and 8 check bits) with banks independent of each other. Sequentially addressed words reside in sequential banks.

Memory cycle time is 4 CPs (50 ns). Access time, that is, the time required to fetch an operand from memory to an operating register, is 11 CPs (137.5 ns). There is no inherent memory speed degradation for a 16-bank memory of less than 4 million words.

The maximum transfer rate for B, T, and V registers is one word per CP; for A and S registers, it is one word per 2 CPs. Transfer of instructions to instruction buffers occurs at a rate of 16 parcels (four words) per CP.

Central Memory features are summarized below and described in detail in section 4.

- From 0.5M to 4M words of integrated circuit memory
- 64 data bits and 8 error correction bits per word
- 8 or 16 interleaved banks
- 4-CP bank cycle time
- Transfer rate
 - 1 word per CP transfer rate to B, T, and V registers
 - 1 word per 2 CP transfer rate to A and S registers
 - 4 words per CP transfer rate to instruction buffers
- Single error correction/double error detection (SECDED)

CONTROL SECTION

The control section performs all decisions related to instruction issue and coordinates the activities for address, scalar, and vector processing. The control section executes 128 basic instruction codes as 16-bit (1-parcel) or 32-bit (2-parcel) instructions and provides for register reservation, memory field protection, memory access, and interrupt control.

Control section features are summarized below and described in detail in section 5.

- 12.5 nanosecond clock period (CP)
- 4 instruction buffers of 64 16-bit parcels each
- 128 basic instruction codes
- Program exchange mechanism
- Error/monitor interrupt flags
- Memory and program field protection

COMPUTATION SECTION

The computation section contains registers and functional units operating together to execute a program of instructions stored in memory.

Eight address (A) registers store 24-bit integers or addresses. Sixty-four intermediate address (B) registers store data for use by the A registers. Eight scalar (S) registers store 64-bit operands for scalar operations. Sixty-four intermediate (T) registers store data temporarily for the S registers. Eight vector (V) registers, used in vector processing, consist of 64 elements in each register. Each element stores 64-bits.

A vector is an ordered set of elements. A vector instruction operates on a series of elements repeating the same function and producing a series of results. Scalar processing starts an instruction, handles one operand or operand pair, then stops the operation. The main advantage of vector over scalar processing is eliminating instruction start-up time for all but the first operand.

Integer or floating-point arithmetic operations are performed in the computation section. Integer arithmetic is performed in twos complement mode. Floating-point quantities have signed magnitude representation.

Floating-point instructions provide for addition, subtraction, multiplication, and reciprocal approximation. Reciprocal approximation instructions provide for a floating-point divide operation using a multiple instruction sequence. These instructions produce 64-bit results.

Integer or fixed-point operations are integer addition, integer subtraction, and integer multiplication. Integer addition and subtraction operations produce either 24-bit or 64-bit results. An integer multiply operation produces a 24-bit result. A 64-bit integer multiply operation is done through a software algorithm using the Floating-point Multiply functional unit to generate multiple partial products. These products are then shifted and merged to form the full 64-bit product. No integer divide instruction is provided; the operation is accomplished through a software algorithm using floating-point hardware.

The instruction set includes Boolean operations for OR, AND, equivalence, and exclusive OR and for a mask-controlled merge operation. Shift operations allow manipulation of either 64-bit or 128-bit operands to produce 64-bit results. With the exception of 24-bit integer arithmetic, most operations are implemented in vector and scalar instructions. The integer product is a scalar instruction designed for index calculation. Full indexing capability allows the programmer to index throughout memory in either scalar or vector modes. The index can be positive or negative in either mode. Indexing allows matrix operations in vector mode to be performed on rows or the diagonal as well as conventional column-oriented operations.

Population and parity counts are provided for vector and scalar operations. Additionally, scalar operations can include leading zero counts.

Characteristics of the computation section are summarized below and described in detail in section 6.

- Integer and floating-point arithmetic
- Twos complement integer arithmetic
- Signed magnitude floating-point arithmetic
- Address, scalar, and vector processing modes
- Thirteen functional units
- Eight 24-bit address (A) registers
- Sixty-four 24-bit intermediate address (B) registers

- Eight 64-bit scalar (S) registers
- Sixty-four 64-bit intermediate scalar (T) registers
- Eight 64-element vector (V) registers, 64 bits per element

INPUT/OUTPUT SECTION

If a CRAY-1 Computer System uses an I/O Subsystem, a Memory Channel transfers data between Central Memory and the Buffer I/O Processor (BIOP). An optional second Memory Channel transfers data between Central Memory and a Disk I/O Processor (DIOP) or Auxiliary I/O Processor (XIOP). (Software does not currently support data transfers using the Memory Channel to the XIOP.) Each channel is 64 bits wide and uses 8 check bits with each word. Data words are transferred in blocks of 16 under control of Data Ready and Data Transmit control signals. A maximum transfer rate of approximately 850 Mbits per second is possible on the Memory Channel.

Normal input and output communication with the CPU is over 12 full duplex 16-bit channel pairs. Associated with each channel are control lines that indicate data is on the channel.

On the CRAY-1 Computer System, the SSD requires a Memory Channel and a special controller to connect to the mainframe. This linkage also uses one of the 12 standard I/O channel pairs available on the mainframe.

Channel features of the input/output section are summarized below and described in detail in section 7.

- Up to twelve I/O channel pairs; 50 Mbits per second maximum rate
 - Four channel groups containing either 6 input or 6 output channels
 - Channel groups served equally by memory (scans each group every 4 CPs)
 - Channel priority resolved within channel groups
 - 16 data bits, 3 control bits, and 4 parity bits in each direction
 - Lost data detection

- One or two Memory Channels (I/O Subsystem); approximately 850 Mbits per second maximum rate each
 - 64 data bits, 3 control bits, and 8 check bits in each direction
- One Memory Channel and one I/O channel pair (SSD)

INTRODUCTION

The memory of the CPU (Central Memory) consists of 8 or 16 independent banks of solid state, random access memory. Four memory sizes are available:

- 524,288 words with 8 banks
- 1,048,576 words with 8 banks
- 2,097,152 words with 8 banks
- 4,194,304 words with 16 banks

MEMORY CYCLE TIME

Memory cycle time is 4 clock periods (CPs) or 50 nanoseconds (50 ns). Access time, which is the time required to fetch an operand from memory to an operating register, is 11 CPs (137.5 ns).

MEMORY ACCESS

Memory of the CPU is shared by the computation section and the I/O section with single port access.

Because of the interleaving scheme used to address the independent banks, it is possible to reference memory every CP with a new request. However, it is not possible to reference any one bank sooner than its 4-CP cycle time. Trying to reference a bank more often than every 4 CPs causes memory conflicts. These conflicts are handled in an orderly, predictable manner.

Block transfers require completion of all memory requests before the block transfers can issue. Once issued, block transfers inhibit all other memory requests. Multiple block transfers cannot issue without allowing one waiting I/O reference to complete. The maximum duration of a lockout caused by block transfers is one block length.

Vector block transfers may conflict with themselves. Vector logic provides for identifying these conditions (speed control) and for slowing or disallowing vector operations that would be affected by the slowed memory referencing rate. Vector logic identifies one-quarter speed (4 CPs), one-half speed (2 CPs), and full speed (1 CP) data rates from memory.

Fetch operations bring instructions from memory to the instruction buffers. Fetch operations require completion of all other types of memory references before the fetch operations reference memory. Once the fetch request is honored, all other types of memory reference are inhibited.

Memory must be quiet before exchange operations can reference it. After the exchange has issued, all other memory references are inhibited.

Scalar and I/O memory references are examined in three registers for possible memory conflicts. These three registers contain the low-order bits of each of the referenced memory addresses. These registers, plus the address register, represent the 4 CPs between referencing any one bank. The first register is rank A, the second is rank B, and the third is rank C. At each CP, contents of the registers are shifted down one rank until they are discarded. If a scalar conflict arises, the conflicting scalar address is held in rank B until the conflict is resolved.

I/O requests are tested against ranks A, B, and C. Coincidence with rank A, B, or C disallows the request. A disallowed I/O request must wait 8 CPs before it can request again.

For an I/O memory request to be processed, the following conditions must be present:

- I/O request
- No coincidence in rank A, B, or C
- No scalar memory reference in CP 2 of its sequence (scalar priority over I/O)
- No fetch request
- No block transfer instructions 034 through 037 (between memory and B or T registers) or block transfer instructions 176 or 177 (between memory and V registers) in progress
- No exchange sequence or request
- No instruction 033 request for channel status information (not a memory conflict)

Scalar instruction memory requests are tested for memory conflicts in ranks A, B, and C. Scalar instructions have priority over I/O requests arriving in memory in the same CP.

A scalar conflict in rank A (CP 2 of a scalar instruction) causes a hold storage on this instruction for 3 CPs. At the same time, a Hold Issue signal blocks issue of another scalar reference instruction. The only memory conflict that can occur in rank A is a scalar reference conflicting with a previous I/O reference. A scalar reference cannot conflict with a scalar reference in rank A because it takes 2 CPs to issue a scalar reference instruction.

A scalar conflict in rank B (CP 3) causes a hold storage on this instruction for 2 CPs. A Hold Issue signal blocks issue of another scalar reference instruction.

A scalar conflict in rank C (CP 4) causes a hold storage on this instruction for 1 CP. A Hold Issue signal blocks issue of another scalar reference instruction.

The Memory Channel shares the same access with I/O channels, but I/O channels have priority. The Memory Channel operates in blocks of 16 words with a 1-CP pause between blocks to allow other memory operations to break the Memory Channel transfer.

Under normal operating conditions on codes performing a mix of vector and scalar instructions, memory access supports four disk and three interface channel pairs without degrading the CPU computation rate. However, a single program requiring continuous memory access is measurably degraded by maximum I/O transfer conditions. This degradation is caused by delays imposed on the issue of vector memory instructions because memory must be quiet before block transfers can issue.

MEMORY ORGANIZATION

To minimize memory conflicts and to exploit the speed of the memory chips, Central Memory is organized into 8 or 16 banks. Each bank occupies half a column and contains 72 modules. Each module contributes one data or check bit to each 72-bit word in the bank; a memory word consists of 64 data bits and 8 check bits.

The 8-bank phasing is required on 8-column models. Although 8-bank phasing is possible on a 16-bank system (for maintenance purposes), the 16-bank phasing is required on the S/4200 and larger models.

MEMORY ADDRESSING

A word in an 8-bank memory is addressed in a maximum of 21 bits as shown in figure 4-1. The low-order 3 bits specify one of the 8 banks. The next field specifies an address within the chip. The high-order 6 bits specify one of the chips on the module.




Figure 4-1. Memory address (8 banks)

A word in a 16-bank memory is addressed in a maximum of 22 bits as shown in figure 4-2. The low-order 4 bits specify one of the 16 banks. The next field specifies an address within the chip. The high-order 6 bits specify one of the chips on the module.




Figure 4-2. Memory address (16 banks)

SPEED CONTROL

For vector read and vector store instructions, the low-order 4 bits of (Ak) determine speed control (table 4-1).

For 8 banks, incrementing by eight places causes successive references in the same bank so that a word is transferred every 4 CPs. If (Ak) is incremented by 4, an 8-bank memory transfers words every 2 CPs.

Table 4-1. Vector memory rate x 80 x 10⁶ references per second

Phasing	Increment or multiple in (Ak)							
	1-3	4	5-7	8	9-11	12	13-15	16
8-bank	1	1/2	1	1/4	1	1/2	1	1/4
16-bank	1	1	1	1/2	1	1	1	1/4

8-BANK PHASING

The effect of 8-bank phasing on instruction fetches is a predictable increase of 4 CPs for filling an instruction buffer. Otherwise, the amount of performance degradation for 8 banks compared with 16 banks is not readily predictable, since it largely results from an increase of memory conflicts.

For maintenance purposes, a 16-bank system can be modified to run on either the right or left 8 banks. Modification is accomplished by replacing two modules and setting the bank select switch on the power distribution unit to the right or left banks.

For other differences, refer to the preceding paragraphs on Memory Addressing and Speed Control.

MEMORY ERROR CORRECTION

A single error correction/double error detection (SECDED) network is used between the CPU and memory. SECDED assures that data written into memory is returned to the CPU with consistent precision (figure 4-3).

If a single bit of a data word is altered, the single error alteration is automatically corrected before passing the data word to the computer. If two bits of the same data word are altered, the double error is detected but not corrected. In either case, the CPU can be interrupted depending on interrupt options selected to allow processing of the error. For three or more bits in error, results are ambiguous.




Figure 4-3. Memory data path with SECDED

The SECDED error processing scheme is based on error detection and correction codes devised by R. W. Hamming.[†] An 8-bit check byte is appended to the 64-bit data word as the data is written in memory. Each of the 8 check bits is generated as an even parity bit for a specific group of data bits. Figure 4-4 shows the bits of the data word that determine the state of each of the 8 check bits. An X in the horizontal row indicates that data bit contributes to the generation of that check bit. Thus, check bit 0 is the bit making group parity even for the group of bits $2^1, 2^3, 2^5, 2^7, 2^9, 2^{11}, 2^{13}, 2^{15}, 2^{17}, 2^{19}, 2^{21}, 2^{23}, 2^{25}, 2^{27}, 2^{29}$, and 2^{31} through 2^{55} .

The 8 check bits and the data word are stored in memory at the same location. When read from memory, the same 64-bit matrix of figure 4-4 is used to generate a new set of check bits, which are compared with the old check bits that were stored in memory. The resulting 8 comparison bits are called syndrome^{††} bits (S bits). The states of these S bits are symptomatic of any error that occurred (1 = no compare). If all syndrome bits are 0, no memory error is assumed.

Any change of state of a single bit in memory causes an odd number of syndrome bits to be set to 1. A double error (an error in two bits) appears as an even number of syndrome bits set to 1.

The matrix is designed so that:

- If all syndrome bits are 0, no error is assumed.
- If only 1 syndrome bit is 1, the associated check bit is in error.

[†] Hamming, R.W., "Error Detection and Correcting Codes", Bell System Technical Journal, 29, No. 2, pp. 147-160 (April, 1950).

^{††} Syndrome: Any set of characteristics regarded as identifying a certain type, condition, etc. Websters New World Dictionary.

- If more than 1 syndrome bit is 1 and the parity of all syndrome bits S0 through S7 is even, then a double error (or an even number of bit errors) occurred within the data bits or check bits.
- If more than 1 syndrome bit is 1 and the parity of all syndrome bits is odd, then a single correctable error is assumed to have occurred. The syndrome bits can be decoded to identify the bit in error.
- If 3 or more memory bits are in error, the parity of all syndrome bits is odd and results are ambiguous.

CHECK BYTE																								
	271	270	269	268	267	266	265	264	263	262	261	260	259	258	257	256	255	254	253	252	251	250	249	248
check bit 0								x									x	x	x	x	x	x	x	x
check bit 1							x		x	x	x	x	x	x	x	x								
check bit 2						x			x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
check bit 3					x				x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
check bit 4				x					x		x		x		x		x		x		x		x	
check bit 5			x						x	x			x	x			x	x			x	x		
check bit 6		x							x	x	x	x					x	x	x	x				
check bit 7	x								x			x		x	x		x			x		x	x	

	247	246	245	244	243	242	241	240	239	238	237	236	235	234	233	232	231	230	229	228	227	226	225	224
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x							
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x						
									x	x	x	x	x	x	x	x	x	x	x					
	x	x	x	x	x	x	x	x									x							
	x		x		x		x		x		x		x		x									
	x	x			x	x			x	x			x	x			x	x	x	x	x	x	x	x
	x	x	x	x					x	x	x	x					x	x	x	x	x	x	x	x
	x			x		x	x		x			x	x				x	x	x	x	x	x	x	x

	223	222	221	220	219	218	217	216	215	214	213	212	211	210	209	208	207	206	205	204	203	202	201	200
	x		x		x		x		x		x		x		x		x		x		x		x	
	x	x			x	x			x	x			x	x			x	x			x	x		
	x	x	x	x					x	x	x	x					x	x	x	x				
	x			x		x	x		x				x	x			x				x	x		
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x
	x	x	x	x	x	x	x	x									x	x	x	x	x	x	x	x
	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

Figure 4-4. Error correction matrix

INTRODUCTION

The control section of the CRAY-1 CPU contains registers and instruction buffers for instruction issue and control and uses an exchange mechanism for switching instruction execution from program to program. These registers and buffers and the exchange mechanism are explained in this section. Memory field protection, real-time clock, programmable clock, and deadstart sequence are also discussed.

INSTRUCTION ISSUE AND CONTROL

The registers and instruction buffers involved with instruction issue and control are described in the following paragraphs. Figure 5-1 illustrates the general flow of instruction parcels through the registers and buffers.




Figure 5-1. Instruction issue and control elements

PROGRAM ADDRESS REGISTER

The 24-bit Program Address (P) register indicates the next parcel of program code to enter the Next Instruction Parcel (NIP) register. The high-order 22 bits of the P register indicate the word address for the program word in memory. The low-order 2 bits indicate the parcel within the word. Except on a branch, the contents of the P register are advanced by 1 when an instruction parcel successfully enters the NIP register.

New data enters the P register on an instruction branch or on an exchange sequence. (The exchange sequence is described under Exchange Mechanism later in this section.) The contents of P are then advanced sequentially until the next branch or exchange sequence. The value in the P register is stored directly into the terminating Exchange Package during an exchange sequence.

The P register is not master cleared. An indeterminate value is stored in the terminating Exchange Package at address 0 during the deadstart sequence.

NEXT INSTRUCTION PARCEL REGISTER

The 16-bit Next Instruction Parcel (NIP) register holds a parcel of program code before it enters the Current Instruction Parcel (CIP) register. A parcel of program code entering the NIP register must issue, since there is no mechanism to discard it.

The NIP register is not master cleared. An undetermined instruction can issue during the master clear interval before the interrupt condition blocks data entry into the NIP register. At deadstart, instruction 000 is entered into the NIP register.

CURRENT INSTRUCTION PARCEL REGISTER

The 16-bit Current Instruction Parcel (CIP) register holds the instruction waiting to issue. If this instruction is a 2-parcel instruction, the CIP register holds the first parcel of the instruction and the Lower Instruction Parcel (LIP) holds the second parcel. Once an instruction enters the CIP register, it must issue; however, issue can be delayed until previous operations have been completed but then the current instruction waiting for issue must proceed. Data arrives at the CIP register from the NIP register. Indicators making up the instruction are distributed to all modules having mode selection requirements when the instruction issues.

Control flags associated with the CIP register are master cleared; the register itself is not. An undetermined instruction can issue during the master clear sequence.

LOWER INSTRUCTION PARCEL REGISTER

The 16-bit Lower Instruction Parcel (LIP) register holds the second parcel of a 2-parcel instruction when the first parcel of the 2-parcel instruction is in the CIP register.

INSTRUCTION BUFFERS

The CPU has four instruction buffers, each can hold 64 consecutive 16-bit instruction parcels (figure 5-2). Instruction parcels are held in the buffers before being delivered to the NIP or LIP registers.




Figure 5-2. Instruction buffers

The beginning instruction parcel in a buffer always has a word address that is a multiple of 20_8 (a parcel address that is a multiple of 100_8), allowing the entire range of addresses for instructions in a buffer to be defined by the high-order 18 bits of the beginning parcel address. Each buffer has an 18-bit beginning address register containing this value.

Beginning address registers are scanned each clock period (CP). If the high-order 18 bits of the P register match one of the beginning addresses, an in-buffer condition exists and the proper instruction parcel is selected from that instruction buffer. An instruction parcel to be executed normally is sent to the NIP register. However, the second parcel of a 2-parcel instruction is blocked from entering the NIP register and is sent to the LIP register instead. The second parcel of the 2-parcel instruction issues at the same time the first parcel issues from the CIP register. At the same time, an all-zero parcel is entered into the NIP register.

On an in-buffer condition, if the instruction is in a different buffer than the previous instruction, a change of buffers occurs requiring a 2 CP delay of issue.

An out-of-buffer condition exists when the high-order 18 bits of the P register do not match any instruction buffer beginning address. When this condition occurs, instructions must be loaded from memory into one of the instruction buffers before execution can continue. A 2-bit counter determines the instruction buffer receiving the instructions. Each out-of-buffer condition causes the counter to be incremented by 1 so that the buffers are selected in rotation.

Buffers are loaded from memory at the rate of four words per CP, fully occupying memory. The first group of 16 parcels delivered to the buffer always contains the instruction required for execution. For this reason, the branch out-of-buffer time is a constant 11 CPs for 16-bank memories and 15 CPs for 8-bank memories.

An instruction buffer is loaded with one word of instructions from each of the 16 memory banks or two words from each of 8 banks. The first four instruction parcels residing in an instruction buffer are always from bank 0.

An exchange sequence voids instruction buffers by setting their beginning address registers to all ones, preventing a match with the P register and causing the buffers to be loaded as needed. Therefore, the P register value in the new Exchange Package must not be all ones because there would be no fetch for the new Exchange Package.

Forward and backward branching are possible within buffers. Branching does not cause reloading of an instruction buffer if the address of the instruction being branched to is within one of the buffers. Multiple copies of instruction addresses cannot occur in instruction buffers.

Because instructions are held in instruction buffers before issue (and after until the buffer is reloaded), self-modifying code should be used very carefully. As long as the address of the unmodified instruction is in an instruction buffer, the modified instruction in memory is not loaded into an instruction buffer.

Although optimizing code segment lengths for instruction buffers is not a prime consideration when programming the CPU, the number and size of the buffers and the capability for forward and backward branching can be used to good advantage. Large loops containing up to 256 consecutive instruction parcels can be maintained in the four buffers. An alternative is for a main program sequence in one or two of the buffers to make repeated calls to short subroutines maintained in the other buffers. The program and subroutines remain undisturbed in the buffers as long as no out-of-buffer condition causes reloading of a buffer.

EXCHANGE MECHANISM


The CPU uses an exchange mechanism for switching instruction execution from program to program. The exchange mechanism involves use of blocks of program parameters called an exchange package and a CPU operation called an exchange sequence.

For the convenience of Cray Assembler Language (CAL) programmers, an alternate bit position representation is used when discussing the exchange package. The bits are numbered from left to right with bit 0 assigned to the 2^{63} bit position.

EXCHANGE PACKAGE

The Exchange Package (figure 5-3) is a 16-word block of data in memory associated with a particular computer program. The Exchange Package contains the basic parameters necessary to provide continuity from one execution interval for the program to the next. These parameters are:

- Program Address register (P), 24 bits
- Base Address register (BA), 18 bits
- Limit Address register (LA), 18 bits
- Mode register (M), 4 bits
- Exchange Address register (XA), 8 bits
- Vector Length register (VL), 7 bits
- Flag register (F), 9 bits
- Current contents of the eight A registers
- Current contents of the eight S registers



Registers	Word Offset	Bit	M - Modes
S Syndrome bits	n+1	39	Interrupt monitor mode [†]
R'RAB Read address for error	n+2	36	Interrupt on correctable memory error
P Program Address, 24 bits	n+2	37	Interrupt on floating-point
BA Base Address, 18 bits	n+2	38	Interrupt on uncorrectable memory error
LA Limit Address, 18 bits			
XA Exchange Address, 8 bits	n+2	39	Monitor mode
VL Vector Length, 7 bits			<u>F - Flags</u>
<u>E - Error type (bits 0,1)</u>	n+3	31	Programmable Clock Interrupt ^{††} (PCI) interrupt ^{††}
10 Uncorrectable memory			
01 Correctable memory	n+3	32	MCU interrupt
<u>R - Read mode (bits 10,11)</u>	n+3	33	Floating-point error
00 Scalar	n+3	34	Operand range error
10 Vector	n+3	35	Program range error
01 I/O	n+3	36	Memory error
11 Fetch	n+3	37	I/O interrupt
	n+3	38	Error exit
	n+3	39	Normal exit

[†] Supports Monitor Mode Interrupt option

^{††} Supports Programmable Clock option

Figure 5-3. Exchange Package

The exchange sequence swaps data from memory to the operating registers and back to memory. This sequence exchanges data in the currently active Exchange Package residing in the operating registers with an inactive Exchange Package in memory. The Exchange Address (XA) register address of the currently active Exchange Package specifies the address of the inactive Exchange Package to be used in the swap. Data is exchanged and a new program execution interval is initiated by the exchange sequence.

The contents of the B, T, and V operating registers are not swapped in the exchange sequence. Data in these registers must be stored and replaced as required by specific coding in the program supervising the object program execution or by any program that needs this data. (See section 6 for descriptions of the operating registers.)

Memory error data

Bit 36 (interrupt on correctable memory error bit) and bit 38 (interrupt on uncorrectable memory error bit) in the Mode (M) register determine if memory error data is included in the Exchange Package. Error data, consisting of four fields of information, appears in the Exchange Package if bit 36 is set and a correctable memory error is encountered or if bit 38 is set and an uncorrectable memory error is detected.

Memory error data fields are described below.

- | | | | | | | | | | |
|----------------|---|----|---|----|-----|----|--------|----|-------------------|
| E - Error type | The type of memory error encountered, uncorrectable or correctable, is indicated in bits 0 and 1 of the first word of the Exchange Package. Bit 0 is set for an uncorrectable memory error; bit 1 is set for a correctable memory error. | | | | | | | | |
| S - Syndrome | The 8 syndrome bits used in detecting a memory data error are returned in bits 2 through 9 of the first word of the Exchange Package. Refer to section 4 for additional information. | | | | | | | | |
| R - Read mode | <p>This field indicates which read mode was in progress when a memory data error occurred and consists of bit 10 and bit 11 of the first word of the Exchange Package. These bits assume the following values.</p> <table border="0" style="margin-left: 40px;"><tr><td>00</td><td>Scalar (includes memory references with A, B, S, or T registers or exchange sequence)</td></tr><tr><td>01</td><td>I/O</td></tr><tr><td>10</td><td>Vector</td></tr><tr><td>11</td><td>Instruction fetch</td></tr></table> | 00 | Scalar (includes memory references with A, B, S, or T registers or exchange sequence) | 01 | I/O | 10 | Vector | 11 | Instruction fetch |
| 00 | Scalar (includes memory references with A, B, S, or T registers or exchange sequence) | | | | | | | | |
| 01 | I/O | | | | | | | | |
| 10 | Vector | | | | | | | | |
| 11 | Instruction fetch | | | | | | | | |

R'RAB - Read
address

This field contains the address where a memory data error occurred. Bits 12 through 15 (B) of the first word of the Exchange Package contain bits 2^3 through 2^0 of the address and can be considered as the bank address; bits 0 through 15 (RA) of the second word of the Exchange Package contain bits 2^{19} through 2^4 of the address. Bits 14 and 15 of the third word of the Exchange Package (R') contain bits 2^{21} (or 0) and bit 2^{20} of the address.

EXCHANGE REGISTERS

Three special registers are instrumental in the exchange mechanism: the Exchange Address (XA) register, the Mode (M) register, and the Flag (F) register. These three registers are described below.

Exchange Address register

The 8-bit Exchange Address (XA) register specifies the first word address of a 16-word Exchange Package loaded by an exchange operation. The register contains the high-order 8 bits of a 12-bit field specifying the address. The low-order bits of the field are always 0; an Exchange Package must begin on a 16-word boundary. The 12-bit limit requires the absolute address to be in the lower 4096 ($10,000_8$) words of memory.

When an execution interval terminates, the exchange sequence exchanges the contents of the registers with the contents of the Exchange Package at the beginning address (XA) in memory.

Mode register

The 5-bit Mode (M) register contains part of the Exchange Package for a currently active program. The following bits are assigned in word 1 and word 2 of the Exchange Package.

Word 1

<u>Bit</u>	<u>Description</u>
39	Interrupt Monitor Mode flag; when set, enables all interrupts in monitor mode except PC, MCU, I/O, and normal exit.

Word 2

<u>Bit</u>	<u>Description</u>
36	Correctable Memory Error Mode flag; when set, enables interrupts on correctable memory data errors.
37	Floating-point Error Mode flag; when set, enables interrupts on floating-point errors.
38	Uncorrectable Memory Error Mode flag; when set, enables interrupts on uncorrectable memory data errors.
39	Monitor Mode flag; when set, inhibits all interrupts except memory errors.

The 5 bits are set selectively during an exchange sequence. Word 2, bit 37, the Floating-point Error Mode flag, can be set or cleared during the execution interval for a program by using instructions 0021 (enable interrupt on floating-point error) and 0022 (disable interrupt on floating-point error). Remaining bits are not altered during the execution interval for the Exchange Package and can be altered only when the Exchange Package is inactive in storage.

Flag register

The 9-bit Flag (F) register contains part of the Exchange Package for the currently active program. This register contains nine flags individually identified within the Exchange Package. Setting any of these flags interrupts program execution. When one or more flags are set, a Request Interrupt signal is sent to initiate an exchange sequence. The contents of the F register are stored with the rest of the Exchange Package. The monitor program can analyze the nine flags for the cause of the interruption. Before the monitor program exchanges back to the package, it must clear the flags in the F register area of the package. If any bit remains set, another exchange occurs immediately.

The F register bits are assigned as follows.

<u>Bit</u>	<u>Description</u>
31	Programmable Clock Interrupt flag; set when the programmable clock generates an interrupt. The programmable clock is explained later in this section.
32	MCU Interrupt flag; set by MCU interrupt and initiates an exchange sequence at deadstart. The deadstart sequence is explained later in this section.

<u>Bit</u>	<u>Description</u>
33	Floating-point Error flag; set when an overflow condition is detected by a floating-point functional unit. Floating-point functional units are explained in section 6, computation.
34	Operand Range Error flag; set when an out-of-range memory reference for an operand occurs. Operand range error is explained later in this section.
35	Program Range Error flag; set when an instruction fetch memory references an out-of-range address. Program range error is explained later in this section.
36	Memory Error flag; set by a memory error and generates an interrupt.
37	I/O Interrupt flag; when set, indicates the interrupt was generated by an I/O channel.
38	Error Exit flag; set by an error exit instruction (000).
39	Normal Exit flag; set by a normal exit instruction (004).

Any flag (except the Memory Error flag) can be set in the F register only if the currently active Exchange Package is not in monitor mode. Such flags are set only if the low-order bit of the M register is 0. Except for the Memory Error flag, if the program is in monitor mode and conditions for setting an F register are present, the flag remains cleared and no exchange sequence is initiated.

ACTIVE EXCHANGE PACKAGE

An active Exchange Package resides in the operating registers. The interval of time when the Exchange Package and the program associated with it are active is called an execution interval. An execution interval begins with an exchange sequence where the subject Exchange Package moves from memory to the operating registers. An execution interval ends as the Exchange Package returns to memory in a subsequent exchange sequence.

EXCHANGE SEQUENCE

The exchange sequence is a vehicle for moving an inactive Exchange Package from memory into the operating registers. At the same time, the exchange sequence moves the currently active Exchange Package from the operating registers back into memory. This exchange operation is done in a fixed sequence when all computational activity associated with the currently active Exchange Package has stopped. The same 16-word block of memory is used as the source of the inactive Exchange Package and the destination of the currently active Exchange Package. Location of this block is specified by the content of the XA register and is part of the currently active Exchange Package. The exchange sequence can be initiated by deadstart sequence, interrupt flag set, or program exit.

Exchange initiated by deadstart sequence

The deadstart sequence forces the XA register content to 0 and forces an instruction 000 in the NIP register. These two actions cause execution of a program error exit using memory address 0 as the location of the Exchange Package. The inactive Exchange Package at address 0 then moves into the operating registers and initiates a program using these parameters. The Exchange Package exchanged to address 0 is largely indeterminate because of the deadstart operation. New data entered at these storage addresses discards the Exchange Package.

Exchange initiated by interrupt flag set

An exchange sequence can be initiated by setting any one of the interrupt flags in the F register. One or more flags set results in a Request Interrupt signal initiating an exchange sequence.

Exchange initiated by program exit

Two program exit instructions initiate an exchange sequence. Timing of the instruction execution is the same in either case. The difference is determined by which of the two flags is set in the F register. The two instructions are:

000	ERR	Error exit
004	EX	Normal exit

Two exits enable a program to request its own termination. A non-monitor (object) program usually uses the normal exit instruction to exchange back to the monitor program. The error exit allows for abnormal termination of an object program. The exchange address selected is the same as for a normal exit.

Each instruction has a flag in the F register. The appropriate flag is set if the currently active Exchange Package is not in monitor mode. The inactive Exchange Package called in this case is normally one that executes in monitor mode. Flags are checked for evaluation of the program termination cause.

The monitor program selects an inactive Exchange Package for activation by setting the address of the inactive Exchange Package in the XA register and then executing a normal exit instruction.

Exchange sequence issue conditions

The following are hold issue conditions, execution time, and special cases for an exchange sequence.

HOLD ISSUE CONDITIONS:	Instruction buffer data invalid NIP register not blank Wait Exchange flag not set S, V, or A registers busy
EXECUTION TIME:	50 CPs; consists of an exchange sequence (36 CPs) and a fetch operation (14 CPs).
SPECIAL CASES:	Block instruction issue Block I/O references Block fetch

EXCHANGE PACKAGE MANAGEMENT

Each 16-word Exchange Package resides in an area defined during system deadstart. The defined area must lie within the lower 4096 (10,000₈) words of memory. The package at address 0 is the initial monitor program's Exchange Package. Other packages provide for object programs and monitor tasks. These packages lie outside of the field lengths for the programs they represent as determined by base and limit addresses for the programs. Only the monitor program has a field defined to access all of memory, including Exchange Package areas. The defined field allows the monitor program to define or alter all Exchange Packages other than its own when it is the currently active Exchange Package.

Proper management of Exchange Packages dictates that a non-monitor program always exchanges back to the monitor program that exchanged to it. The exchange ensures that program information is always exchanged into its proper Exchange Package.

For example, the monitor program (A) begins an execution interval following deadstart. No interrupts can terminate its execution interval since it is in monitor mode. Program A voluntarily exits by issuing a normal exit instruction (004). However, before doing so, program A sets the contents of the XA register to point to the user program (B) Exchange Package so that program B is the next program to execute. Program A sets the exchange address in program B's Exchange Package to point back to program A.

The exchange sequence to program B causes the exchange address from program B's Exchange Package to be entered in the XA register. At the same time, the exchange address in the XA register goes to program B's Exchange Package area with all other program parameters for program A. When the exchange is complete, program B begins its execution interval.

While program B is executing, an interrupt flag sets initiating an exchange sequence. Since program B cannot alter the XA register, the exit is back to program A. Program B's parameters exchange back into its Exchange Package area; program A's parameters held in program B's package during the execution interval exchange into the operating registers.

Program A, upon resuming execution, determines an interrupt has caused the exchange and sets the XA register to call the proper interrupt processor into execution. To do this, Program A sets XA to point to the Exchange Package for the interrupt processing program (C). Program A clears the interrupt and initiates execution of program C by executing a normal exit instruction (004). Depending on the design of the operating system, program C can execute in monitor mode or in user mode.

Further information on Exchange Package management is contained in the CRAY-OS Version 1 Reference Manual, publication SR-0011.

MEMORY FIELD PROTECTION

At execution time each object program has a designated field of memory holding instructions and data. Field limits are specified by the monitor program when the object program is loaded and initiated. The field can begin at any word address that is a multiple of 16 and can continue to another address that is one less than a multiple of 16. Field limits are contained in the Base Address (BA) register and the Limit Address (LA) register, described below.

All memory addresses contained in the object program code are relative to the base address beginning the defined field. An object program cannot read or alter any memory location with an absolute address lower than the base address. Each object program reference to memory is checked against the limit and base addresses to determine if the address is within the bounds assigned. A memory read reference beyond the assigned field

limits issues and completes, but a zero value is transferred from memory. A memory write reference beyond the assigned field limits is allowed to issue, but no write occurs.

BASE ADDRESS REGISTER

The 18-bit Base Address (BA) register holds the base address of the user field during the execution interval for each Exchange Package. The contents of the BA register are interpreted as the high-order 18 bits of a 22-bit memory address. The low-order 4 bits of the address are assumed 0. Absolute memory addresses are formed by adding the product of $2^4 \times (BA)$ to the relative address specified by the CPU instructions. The BA register always indicates a bank 0 memory address.

LIMIT ADDRESS REGISTER

The 18-bit Limit Address (LA) register holds the limit address of the user field during the execution interval for each Exchange Package. The contents of the LA register are interpreted as the high-order 18 bits of a 22-bit memory address. The low-order 4 bits of the address are assumed 0. The LA register always indicates a bank 0 memory address.

The final address that can be executed or referenced by a program is at $[(LA) \times 2^4] - 1$. Note that the (LA) is absolute, not relative; it is not added to (BA).

PROGRAM RANGE ERROR

The Program Range Error flag sets if an out-of-range memory reference was made for an instruction fetch. An out-of-range memory reference can occur in a non-monitor mode program on a branch or jump instruction calling for a program address above or below the limits. The Program Range Error flag causes an error condition that terminates program execution. The monitor program checks the state of the Program Range Error flag and takes appropriate action, perhaps aborting the user program.

OPERAND RANGE ERROR

The Operand Range Error flag sets if an out-of-range memory reference was called to read or write an operand for an A, B, S, T, or V register. The Operand Range Error flag causes an error condition that terminates the user program execution. The monitor program checks the state of the Operand Range Error flag and takes appropriate action, perhaps aborting the user program.

REAL-TIME CLOCK

Programs are timed precisely by using the clock period (CP) counter. The CP counter advances one count each CP of 12.5 nanoseconds. Since the clock advances synchronously with program execution, it can be used to time the program to an exact number of CPs. However, in such an application, the counting can be inaccurate if interrupts occur, exchanging the program.

Instructions used with the real-time clock (RTC) are:

0014j0	RT(Sj)	Enter the RTC register with (Sj)
072i xxx	Si RT	Transmit (RTC) to Si

The 64-bit CP counter can be read by a program by using instruction 072 and can be reset only by the monitor instruction 0014j0.

PROGRAMMABLE CLOCK

A programmable clock is incorporated to accurately measure the duration of intervals. Intervals selected under monitor program control generate a periodic interrupt. The clock frequency is 80 Mhz. Intervals from 12.5 nanoseconds to approximately 53.7 seconds are possible. Intervals shorter than 100 microseconds are not practical due to the monitor overhead involved in processing the interrupt.

INSTRUCTIONS

Supporting the programmable clock are the Interrupt Interval (II) register, the Interrupt Countdown (ICD) counter, and four monitor mode instructions:

- 0014j4 RT S_j Enter II register with (S_j)
- 0014x5 CCI Clear the programmable clock interrupt request
- 0014x6 ECI Enable the programmable clock interrupt request
- 0014x7 DCI Disable the programmable clock interrupt request

Interrupt Interval register

The 32-bit Interrupt Interval (II) register is loaded with a binary value equal to the number of CPs that are to elapse between programmable clock interrupt requests. The interrupt interval is transferred from the low-order 32 bits of the S_j register into the II register and the ICD counter when instruction 0014j4 is executed.

This value is held in the II register and is transferred to the ICD counter each time the counter reaches 0 and generates an interrupt request. Content of the II register is changed only by another instruction 0014j4.

Interrupt Countdown counter

The 32-bit Interrupt Countdown (ICD) counter is preset to the content of the II register when instruction 0014j4 is executed. This counter runs continuously but counts down, decrementing by 1 each CP, until the content of the counter is 0. The ICD sets the programmable clock interrupt request and samples the interval value held in the II register. The ICD repeats the countdown to 0 cycle, setting the programmable clock interrupt request at regular intervals determined by the interval value. When the programmable clock interrupt request is set, it remains set until a clear programmable clock interrupt request is executed. A programmable clock interrupt request can be set only after the enable programmable clock interrupt request is executed. A programmable clock interrupt request causes an interrupt only when not in monitor mode. A request set in monitor mode is held until the system switches to user mode.

CLEAR PROGRAMMABLE CLOCK INTERRUPT REQUEST

Following a program interrupt interval, an active programmable clock interrupt request can be cleared by executing instruction 0014x5.

Following any deadstart, the monitor program should ensure the state of the programmable clock interrupt by issuing instructions 0014x5 and 0014x7.

DEADSTART SEQUENCE

The deadstart sequence of operations starts a program running in the CRAY-1 mainframe after power has been turned off and then turned on again or whenever a new operating system is to be re-initialized in the mainframe. All registers in the machine, all control latches, and all words in memory should be considered invalid after power has been turned on. The following sequence of operations to begin the program is initiated by the MCU or the I/O Subsystem.

1. Turn on Master Clear signal.
2. Turn on I/O Clear signal.
3. Turn off I/O Clear signal.
4. Load memory via MCU channel or I/O Subsystem.
5. Turn off Master Clear signal.

The Master Clear signal halts all internal computation and forces critical control latches to predetermined states. The I/O Clear signal clears the input channel address register of the MCU channel and activates the MCU input channel. All other input channels remain inactive. The MCU or I/O Subsystem then loads an initial Exchange Package and monitor program. The exchange package must be located at address 0 in memory. Turning off the Master Clear signal initiates the exchange sequence to read this package and to begin execution of the monitor program. Subsequent actions are dictated by the design of the operating system.

INTRODUCTION

The computation section consists of operating registers and functional units associated with three types of processing: address, scalar, and vector. Address processing has two levels of 24-bit registers and two integer arithmetic functional units. Scalar processing has two levels of 64-bit scalar registers, four functional units dedicated solely to scalar processing, and three floating-point functional units shared with vector operations. Vector processing has a set of 64-element registers of 64 bits each, four functional units dedicated solely to vector applications, and three floating-point functional units supporting both scalar and vector operations.

Address processing operates on internal control information such as addresses and indexes. Address information flows from memory or from control registers to address registers. Information in the address registers is distributed to various parts of the control network for use in controlling the scalar, vector, and I/O operations. Address registers supply operands to two integer functional units. The units generate address and index information and return the result to the address registers. Address information is transmitted to memory from the address registers.

Scalar and vector processing are performed on data. Data flow in the CPU is generally from memory to registers and from registers to functional units. Results flow from functional units to registers and from registers to memory or back to functional units. Data flows along either the scalar or vector path depending on the processing mode. One exception is scalar registers that can provide one required operand for vector operations performed in the vector functional units.

This section describes the operating registers, functional units, arithmetic operations, and logical operations of the CPU's computation section.

OPERATING REGISTERS

Operating registers, a primary programmable resource of the CPU, enhance the speed of the system by satisfying heavy demands for data made by functional units. A single functional unit requires one to three

operands per clock period (CP) to perform the necessary function and delivers results at a rate of one per CP. Multiple functional units can be used concurrently.

The CPU has three primary and two intermediate sets of registers. The primary sets of registers are address, scalar, and vector designated in this manual as A, S, and V, respectively. These registers are considered primary because functional units can access them directly.

For scalar and address registers, an intermediate level of registers exists that is not accessible to functional units but act as buffers for primary registers. Block transfers are possible between these registers and memory so that the number of memory reference instructions required for scalar and address operands is greatly reduced. Intermediate registers supporting scalar registers are referred to as T registers. Intermediate registers supporting the address registers are referred to as B registers.

ADDRESS REGISTERS

The two types of address registers (figure 6-1) are designated A registers and B registers and are described in the following paragraphs.




Figure 6-1. Address registers and functional units

A REGISTERS

Eight 24-bit A registers serve a variety of applications but are primarily address registers for memory references and index registers. A registers provide values for shift counts, loop control, and channel I/O operations and receive values of population count and leading zeros count. In address applications, A registers index the base address for scalar memory references and provide both a base address and an index increment for vector memory references.

Address functional units support address and index generation by performing 24-bit integer arithmetic on operands obtained from A registers and by delivering the results to A registers. Several address adders are devoted exclusively to calculations for memory references and are not available to the program.

Data is moved directly between memory and A registers or is placed in B registers. Placing data in B registers allows buffering of the data between A registers and memory. Data is also transferred between A and S registers.

The Vector Length (VL) register and Exchange Address (XA) register are set by transmitting a value to them from an A register. (The VL register is described under Vector Control Registers later in this section.)

Only one A or B register can be entered with data during each CP. Instruction issue is delayed if it causes data to arrive at the A or B registers concurrently with data already being processed and scheduled to arrive from another source.

When an issued instruction delivers new data to an A register, a reservation is set for that register. The reservation prevents issue of instructions that use the register until new data is delivered.

In this manual, A registers are individually referred to by the letter A followed by a number ranging from 0 through 7. Instructions reference A registers by specifying the register number as the *h*, *i*, *j*, or *k* designator as described in section 8.

The only register implicitly referenced is the A0 register as illustrated in the following instructions:

010 <i>ijklm</i>	JAZ	<i>exp</i>	Branch to <i>ijklm</i> if (A0) = 0
011 <i>ijklm</i>	JAN	<i>exp</i>	Branch to <i>ijklm</i> if (A0) ≠ 0
012 <i>ijklm</i>	JAP	<i>exp</i>	Branch to <i>ijklm</i> if (A0) is positive, includes (A0) = 0
013 <i>ijklm</i>	JAM	<i>exp</i>	Branch to <i>ijklm</i> if (A0) is negative

034ijk	Bjk,Ai	,A0	Read (Ai) words to B register jk from (A0)
035ijk	,A0	Bjk,Ai	Store (Ai) words at B register jk to (A0)
036ijk	Tjk,Ai	,A0	Read (Ai) words to T register jk from (A0)
037ijk	,A0	Tjk,Ai	Store (Ai) words at T register jk to (A0)
176ixk	Vi	,A0,Ak	Read (VL) words to Vi from (A0) incremented by (Ak)
177xjk	,A0,Ak	Vj	Store (VL) words from Vi from (A0) incremented by (Ak)

Section 8 of this manual contains additional information on the use of A registers by instructions.

B REGISTERS

The CPU has sixty-four 24-bit B registers used as intermediate storage for A registers. Typically, B registers contain data to be referenced repeatedly over a sufficiently long span making it unnecessary to retain the data in either A registers or in memory. Examples are loop counts, variable array base addresses, and dimensions.

Transfer of a value between an A register and a B register requires only 1 CP. A block of B registers is transferred to or from memory at the maximum rate of one 24-bit value per CP. No reservations are made for B registers and no instructions are issued during block transfers to and from B registers.

Only one B register is entered with data during each CP. Issue of an instruction is delayed if it causes data to arrive at the B registers concurrently with data already being processed and scheduled to arrive from another source.

In this manual, B registers are individually referred to by the letter B followed by a 2-digit octal number ranging from 00 through 77. Instructions reference B registers by specifying the B register number in the *jk* designator as described in section 8.

The only B register implicitly referred to is the B00 register. On execution of the return jump instruction (007), register B00 is set to the next instruction parcel address (P) and a branch to an address specified by *ijklm* occurs. On receiving control, the called routine

conventionally saves (B00) so that the B00 register is available for the called routine to initiate return jumps of its own. When a called routine wishes to return to its caller, it restores the saved address and executes instruction 0050 j^k . This instruction, which is a branch to (B j^k), causes the address currently in B j^k to be entered into the P register as the address of the next instruction parcel to be executed.

SCALAR REGISTERS

The two types of scalar registers (figure 6-2) are designated S registers and T registers and are described in the following paragraphs.

S REGISTERS

Eight 64-bit S registers are the principal scalar registers for the CPU serving as source and destination for operands executing scalar arithmetic and logical instructions. Related functional units perform both integer and floating-point arithmetic operations.




Figure 6-2. Scalar registers and functional units

S registers can furnish one operand in vector instructions. Single-word transmission of data between an S register and an element of a V register is also possible.

Data moves directly between memory and S registers or is placed in T registers. This intermediate step allows buffering of scalar operands between S registers and memory. Data is also transferred between A and S registers.

Other uses of S registers include setting or reading of the Vector Mask (VM) register or the Real-time Clock (RTC) register, or setting the Interrupt Interval (II) register. (The VM register is described under Vector Control Registers later in this section.)

Only one S or T register can receive data during each CP. Issue of an instruction is delayed if it causes data to arrive at the S or T registers concurrently with data already being processed and scheduled to arrive from another source.

When an issued instruction delivers new data to an S register, a reservation is set for that register preventing issue of instructions using the register until new data is delivered.

In this manual, S registers are individually referred to by the letter S followed by a number ranging from 0 through 7. Instructions reference S registers by specifying the register number as the *i*, *j*, or *k* designator as described in section 8.

The only register implicitly referred to is the S0 register as illustrated in the following branch instructions.

014 <i>ijklm</i>	JSZ <i>exp</i>	Branch to <i>ijklm</i> if (S0) = 0
015 <i>ijklm</i>	JSN <i>exp</i>	Branch to <i>ijklm</i> if (S0) ≠ 0
016 <i>ijklm</i>	JSP <i>exp</i>	Branch to <i>ijklm</i> if (S0) is positive, includes (S0) = 0
017 <i>ijklm</i>	JSM <i>exp</i>	Branch to <i>ijklm</i> if (S0) is negative

Section 8 of this manual has additional information on the use of S registers by instructions.

T REGISTERS

The CPU has sixty-four 64-bit T registers used as intermediate storage for S registers. Data is transferred between T and S registers and between T registers and memory. Transfer of a value between a T register and an S register requires only 1 CP. T registers reference memory through block read and block write instructions. Block transfers occur

at a maximum rate of one word per CP. No reservations are made for T registers and no instructions are issued during block transfers to and from T registers.

Only one T register receives data during each CP. Issue of an instruction is delayed if it causes data to arrive at the T registers concurrently with data already being processed and scheduled to arrive from another source.

In this manual, T registers are referred to by the letter T followed by a 2-digit octal number ranging from 00 through 77. Instructions reference T registers by specifying the octal number as the jk designator as described in section 8.

VECTOR REGISTERS

Figure 6-3 illustrates registers and functional units used for vector operations.




Figure 6-3. Vector registers and functional units

V REGISTERS

The major computational registers of the CPU are eight V registers, each having 64 elements. Each V register element has 64 bits. When associated data is grouped into successive elements of a V register, the register quantity is treated as a vector. Examples of vector quantities are rows or columns of a matrix or elements of a table.

Computational efficiency is achieved by identically processing each element of a vector. Vector instructions provide for the iterative processing of successive V register elements. A vector operation begins by obtaining operands from the first element of one or more V registers and delivering the result to the first element of a V register. Successive elements are provided during each CP and as each operation is performed, the result is delivered to successive elements of the result V register. Vector operation continues until the number of operations performed by the instruction equals a count specified by the content of the Vector Length (VL) register.

Many vectors exceed 64 elements. Longer vectors are processed as one or more 64-element segments and a possible remainder of less than 64 elements. Generally, it is convenient to compute the remainder and process this short segment before processing the remaining number of 64-element segments. A programmer can choose to construct the vector loop code in a number of ways. (Processing of long vectors in FORTRAN is handled by the compiler and is transparent to the programmer.)

A result can be received by a V register and retransmitted as an operand to a subsequent operation in the same CP. Use of a register as both a result and operand register allows for the chaining together of two or more vector operations. In this mode, two or more results are produced per CP. Chained operations are detected automatically by the CPU and are not explicitly specified by the programmer. A programmer can reorder certain code segments to enable chained operations.

A conflict can occur between vector and scalar operations involving floating-point operations and memory access. A vector operation occupies the selected functional unit until (VL) elements are processed.

Parallel vector operations are processed by:

- Using different functional units and all different V registers
- Using the result stream from one V register simultaneously as the operand to another operation using a different functional unit (chain mode)

Parallel operations on vectors allow generating two or more results per CP. Most vector operations use two V registers or one S and one V register as operands. Exceptions are vector shifts, vector reciprocal, and load or store instructions.

Contents of a V register are transferred to or from memory in a block mode by specifying a first word address in memory, an increment or decrement for the memory address, and a vector length. Transfer then proceeds beginning with the first element of the V register at a maximum rate of one word per CP, depending on bank conflicts.

Single-word data transfers are possible between an S register and an element of a V register.

In this manual, V registers are individually referred to by the letter V followed by a number ranging from 0 through 7. Vector instructions reference V registers by specifying the register number as the *i*, *j*, or *k* designator as described in section 8.

Individual elements of a V register are designated in this manual by decimal numbers ranging from 00 through 63. These appear as subscripts to vector register references. For example, V6₂₉ refers to element 29 of vector register 6.

V register reservations

Reservation describes the condition of a register in use. When in use, the register is not available for another operation as a result or as an operand register. During execution of a vector instruction, reservations are placed on operand V registers and on the result V register. These reservations are placed on the registers themselves, not on individual elements of the V register.

A reservation for a result V register is lifted during chain slot time. Chain slot time is the CP occurring at functional unit time plus 2 CPs. During this CP, the result is available for use as an operand in another vector operation. Chain slot time does not affect the reservation placed on operand V registers. A V register serves only one vector operation as the source of one or both operands.

No reservation is placed on the VL register during vector processing. If a vector instruction employs an S register, no reservation is placed on the S register. The S register can be modified in the next instruction after vector issue without affecting the vector operation. The vector length and scalar operand (if appropriate) of each vector operation are maintained separately from the VL register and scalar register. Vector operations employing different lengths proceed concurrently; however, vector length should normally not be changed between chain operations because chaining implies operations of the same length.

A0 and A_k registers in a vector memory reference are available for modification immediately after use.

The vector store instruction (177) is blocked from chain slot execution.

If speed control is in effect, a vector read cannot chain. Speed control is caused by bank conflict due to the increment, which varies between 16-bank and 8-bank mainframe. Speed control is in effect if the memory address increment is a multiple of eight on a 16-bank mainframe or a multiple of four on an 8-bank mainframe.

VECTOR CONTROL REGISTERS

The Vector Length (VL) register and the Vector Mask (VM) register provide control information needed in the performance of vector operations.

Vector Length register

The 7-bit Vector Length (VL) register is set to 1 through 100₈ (VL = 0 gives VL = 100₈) specifying the length of all vector operations performed by vector instructions and the length of the vectors held by the V registers. The VL register controls the number of operations performed for instructions 140 through 177 and is set to an A register value using instruction 0020.

CAUTION

Cray Research, Inc. cautions users against increasing vector length between operations that chain together. In some code sequences where the vector length is increased, unexpected results can occur.

For example, during a vector sequence the contents of VL are increased to a larger value and a second operation is initiated to chain to the first operation. The user expects the second operation to use the results of the first operation and the operands in the register unaltered by the first operation. However, when the instructions chain together, the second instruction does not receive the anticipated operands beyond the VL specified for the first operation. The user wanting to use the system in this manner must take care to avoid chained operations. Although there can be applications of the characteristic produced by chained operations with different contents for VL, Cray Research, Inc. takes no responsibility for its use. Chained operation is not assured since I/O or other interrupts can prevent the chain from occurring.

Vector Mask register

The Vector Mask (VM) register has 64 bits, each corresponding to a word element in a V register. Bit 2^{63} corresponds to element 0, bit 2^0 to element 63. The mask is used with vector merge and test instructions to allow operations to be performed on individual vector elements.

The VM register can be set from an S register through instruction 003 or can be created by testing a V register for a condition using instruction 175. The mask controls element selection in the vector merge instructions (146 and 147). Instruction 073 sends the contents of the VM register to an S register.

FUNCTIONAL UNITS

Instructions other than simple transmits or control operations are performed by hardware organizations called functional units. Each functional unit implements an algorithm or portion of the instruction set. Functional units have independent logic except for Reciprocal Approximation and Vector Population Count units (described later in this section), which share some logic. All functional units can operate at the same time.

A functional unit receives operands from registers and delivers the result to a register when the function has been performed. Functional units operate essentially in 3-address mode with source and destination addressing limited to register designators.

All functional units perform algorithms in a fixed amount of time; delays are impossible once operands are delivered to the unit. Time required from delivery of operands to the functional unit until completion of the calculation is called functional unit time and is measured in 12.5-nanosecond CPs.

Functional units are fully segmented. This means a new set of operands for unrelated computation enters a functional unit during each CP even though the functional unit time is more than 1 CP. This segmentation is possible when information arrives at the functional unit and is held in the functional unit or moves within the functional unit at the end of every CP.

Thirteen functional units are identified in this manual and are arbitrarily described in four groups: address, scalar, vector, and floating-point. Each of the first three groups functions with one of the three primary register types, A, S, and V, to support the address, scalar, and vector modes of processing available in the CRAY-1. The fourth group, floating-point, supports either scalar or vector operations and accepts operands from or delivers results to S or V registers. In addition, memory acts like a fourteenth functional unit for vector operations.

ADDRESS FUNCTIONAL UNITS

Address functional units perform 24-bit integer arithmetic on operands obtained from A registers and deliver the results to an A register. The arithmetic is twos complement.

Address Add functional unit

The Address Add functional unit performs 24-bit integer addition and subtraction and executes instructions 030 and 031. Addition and subtraction are performed in a similar manner. The twos complement subtraction for instruction 031 occurs when the ones complement of the A_k operand is added to the A_j operand. Then a 1 is added in the low-order bit position of the result. No overflow is detected in the functional unit. The Address Add functional unit time is 2 CPs.

Address Multiply functional unit

The Address Multiply functional unit executes instruction 032 forming a 24-bit integer product from two 24-bit operands. No rounding is performed. The result consists of the least significant 24 bits of the product.

This functional unit is designed to handle address manipulations not exceeding its data capabilities. The programmer must be careful when multiplying integers in the functional unit because the functional unit does not detect overflow of the product and the most significant portion of the product could be lost. The Address Multiply functional unit time is 6 CPs.

SCALAR FUNCTIONAL UNITS

Scalar functional units perform operations on 64-bit operands obtained from S registers and, in most cases, deliver 64-bit results to an S register. The exception is the Population/Leading Zero Count functional unit which delivers its 7-bit result to an A register.

Four functional units are exclusively associated with scalar operations and are described below. Three functional units are used for both scalar and vector operations and are described in the subsection on floating-point functional units.

Scalar Add functional unit

The Scalar Add functional unit performs 64-bit integer addition and subtraction and executes instructions 060 and 061. The addition and subtraction are performed in a similar manner. The twos complement subtraction for instruction 061 occurs when the ones complement of the S_k operand is added to the S_j operand. Then a 1 is added in the low-order bit position of the result. No overflow is detected in the Scalar Add functional unit. The Scalar Add functional unit time is 3 CPs.

Scalar Shift functional unit

The Scalar Shift functional unit shifts the entire 64-bit contents of an S register or the double 128-bit contents of two concatenated S registers. Shift counts are obtained from the jk portion of the instruction or from an A register. Shifts are end off with zero fill. For a double shift, a circular shift is effected if the shift count does not exceed 64 and the i and j designators are equal and nonzero.

All A register shift counts are considered positive, unsigned integers. If any bit higher than 2^6 is set, the shifted result is all zeros.

The Scalar Shift functional unit executes instructions 052 through 057. Single-shift instructions, 052 through 055, have a functional unit time of 2 CPs. Double-shift instructions, 056 and 057, have a functional unit time of 3 CPs.

Scalar Logical functional unit

The Scalar Logical functional unit manipulates bit-by-bit the 64-bit quantities obtained from S registers. It executes instructions 042 through 051, the mask, and Boolean instructions. Instructions 042 through 051 have a functional unit time of 1 CP.

Scalar Population/Parity/Leading Zero functional unit

This functional unit executes instructions 026 and 027. Instruction $026i.j0$ counts the number of bits in an S register having a value of 1 in the operand and has a functional unit time of 4 CPs. Instruction $026i.j1$ returns a 1-bit population parity count (even parity) of the S_j register's contents. Instruction 027 counts the number of bits of 0 preceding a 1 bit in the operand and has a functional unit time of 3 CPs. For these instructions, the 64-bit operand is obtained from an S register and the 7-bit result is delivered to an A register.

VECTOR FUNCTIONAL UNITS

Most vector functional units perform operations on operands obtained from two V registers or from an S register and a V register. The Reciprocal and Population/Parity functional units, requiring only one operand are exceptions. Results from a vector functional unit are delivered to a V register.

Successive operand pairs are transmitted each CP from a V register to a functional unit. The corresponding result arrives at a V register $n + 2$ CPs later, where n is the functional unit time and is constant for a given functional unit. The Vector Length register determines the number of operand pairs to be processed by a functional unit.

Four functional units described in this section are exclusively associated with vector operations. Three functional units are associated with both vector operations and scalar operations and are described in the subsection on floating-point functional units. Also, the recursive characteristic of vector functional units is described in the subsection on floating-point functional units since it is used primarily with the floating-point functional units. When a floating-point functional unit is used for a vector operation, the general description of vector functional units given in the subsection applies.

Vector functional unit reservation

A functional unit engaged in a vector operation remains busy during each CP and cannot participate in other operations. In this state, the functional unit is reserved. Other instructions requiring the same functional unit will not issue until the previous operation is completed. Only one functional unit of each type is available to the vector instruction hardware. When the vector operation completes, the reservation is dropped and the functional unit is then available for another operation. The functional unit is reserved for $(VL) + 4$ CP.

Vector Add functional unit

The Vector Add functional unit performs 64-bit integer addition and subtraction for a vector operation and delivers the results to elements of a V register. The unit executes instructions 154 through 157. Addition and subtraction are performed in a similar manner. For subtraction operations (156 and 157), the Vk operand is complemented prior to addition and a 1 is added into the low-order bit position of the result. No overflow is detected by the unit.

The Vector Add functional unit time is 3 CPs; chain slot time is 5 CPs.

Vector Shift functional unit

The Vector Shift functional unit shifts the entire 64-bit contents of a V register element or the 128-bit value formed from two consecutive elements of a V register. Shift counts are obtained from an A register and are end off with zero fill.

All shift counts are considered positive unsigned integers. If any bit higher than 2^6 is set, the shifted result is all zeros.

The Vector Shift functional unit executes instructions 150 through 153. The functional unit time is 4 CPs; chain slot time is 6 CPs.

Vector Logical functional unit

The Vector Logical functional unit manipulates bit-by-bit the 64-bit quantities for instructions 140 through 147. The Vector Logical functional unit also performs the logical operations associated with the vector mask instruction 175. Because instruction 175 uses the same functional unit as instructions 140 through 147, it cannot be chained with these logical operations.

The Vector Logical functional unit time is 2 CPs; chain slot time is 4 CPs.

Vector Population/Parity functional unit

The Vector Population/Parity functional unit counts the 1 bits in each element of the source V register. The total number of 1 bits is the population count. This population count can be an odd or an even number, as shown by its low-order bit.

Instructions 174*ij*1 (vector population count) and 174*ij*2 (vector population count parity) use the same operation code as the vector reciprocal approximation instruction. Some restrictions for the Reciprocal Approximation functional unit also apply for vector population instructions (see subsection on Reciprocal Approximation). The vector population count instruction delivers the total population count to elements of the destination V register.

The vector population count parity instruction delivers the low-order bit of the count to the destination V register. The Vector Population/Parity functional unit time is 6 CPs; chain slot time is 8 CPs.

FLOATING-POINT FUNCTIONAL UNITS

Three floating-point functional units perform floating-point arithmetic for scalar and vector operations. When executing a scalar instruction,

operands are obtained from S registers and results are delivered to an S register. When executing most vector instructions, operands are obtained from pairs of V registers or from an S register and a V register. Results are delivered to a V register. An exception is the reciprocal approximation unit requiring only one input operand.

Information on floating-point out-of-range conditions is contained in the subsection on floating-point arithmetic.

Floating-point Add functional unit

The Floating-point Add functional unit performs addition or subtraction of 64-bit operands in floating-point format and executes instructions 062, 063, and 170 through 173. A result is normalized even when operands are unnormalized. (Normalized floating-point numbers are described in the subsection on floating-point arithmetic.) Out-of-range exponents are detected as described in the subsection on floating-point arithmetic.

Floating-point Add functional unit time is 6 CPs; chain slot time is 8 CPs.

Floating-point Multiply functional unit

The Floating-point Multiply functional unit executes instructions 064 through 067 and 160 through 167. These instructions provide for full- and half-precision multiplication of 64-bit operands in floating-point format and for computing two minus a floating-point product for reciprocal iterations.

The half-precision product is rounded; the full-precision product can be rounded or not rounded.

Input operands are assumed to be normalized. The Floating-point Multiply functional unit delivers a normalized result only if both input operands are normalized.

Out-of-range exponents are detected as described in the subsection on floating-point arithmetic. However, if both operands have zero exponents, the result is considered as an integer product, is not normalized, and is not considered out-of-range. This provides a fast method of computing a 48-bit integer product, although the operands in this case must be shifted before the multiply operation. Floating-point Multiply functional unit time is 7 CPs; chain slot time is 9 CPs.

Reciprocal Approximation functional unit

The Reciprocal Approximation functional unit finds the approximate reciprocal of a 64-bit operand in floating-point format. The unit executes instructions 070 and 174*ij*0. Since the Vector

Population/Parity functional unit shares some logic with this unit, the k designator must be 0 for the reciprocal approximation instruction to be recognized.

The input operand is assumed to be normalized and if so the result is correct. The high-order bit of the coefficient is not tested but is assumed to be a 1. If it is not a 1, the result will be incorrect. Out-of-range exponents are detected as described under floating-point arithmetic.

The Reciprocal Approximation functional unit time is 14 CPs; chain slot time is 16 CPs.

Recursive characteristic of vector functional units

In a vector operation, the result register (designated by i in the instruction) is not normally the same V register as the source of either of the operands (designated by j or k). However, turning the output stream of a vector functional unit back into the input stream by setting i to the same register designator as j and/or k is desirable under certain circumstances. Such action facilitates reducing 64 elements to only a few. The number of terms generated by the partial reduction is determined by the number of values that are in process in a functional unit at one time and equal to the functional unit time (in CPs) + 2.

CAUTION

Cray Research cautions against using a vector register as both a result and an operand because of the recursive characteristic of vector processing. Also, where upward compatibility is an issue, note that vector recursion is not available on all Cray Research, Inc., computers.

The recursive characteristic is introduced into the vector processing because of the handling of element counters. At the beginning of a vector operation, i , j , k element counters are set to 0. In a nonrecursive operation, the operand register element counter begins incrementing immediately while the element counter for the result register is held at 0 until functional unit time + 2 CPs. In a recursive operation (when an operand register is the same as the result register), the element counter for the operand/result register is held at 0. The element counter does not begin incrementing until the first result arrives from the functional unit at functional unit time + 2 CPs. This counter then begins to advance by 1 each CP.

Note that until functional unit time + 2, initial contents of element 0 of the operand/result register are repeatedly sent to the functional unit. The element counter for the other operand register (if not the same) immediately begins advancing by 1 on each successive CP, sending the contents of elements 0, 1, 2, ... on successive CPs.

Thus, the first functional unit time + 2 elements of the operand/result register contain results based on contents of element 0 of the operand/result register and on successive elements of the other operand register. These functional unit time + 2 elements then provide one operand used in calculating results for the next functional unit time + 2 elements (second group). The third group contains results based on the results delivered to the second group and so on until the final group of elements is generated as determined by the vector length.

This recursive characteristic of vector processing applies to any vector operation, arithmetic or logical. The value initially placed in element 0 of the operand/result register depends on the operation being performed. For example, when using the Floating-point Add functional unit recursively, element 0 of the operand/result register is usually set to an initial value of 0.0; when using the Floating-point Multiply functional unit recursively, element 0 of the operand/result register is usually set to an initial value of 1.0. In a recursive operation (except for shifts), only element 0 is used of the V register used in the operation. All other elements are replaced before they are used as an operand.

Example:

Consider the summation of a vector of floating-point numbers with the following initial conditions for the vector operation:

- All elements of register V1 contain floating-point values.
- Register V2 provides one set of operands and receives the results. Element 0 of this register contains a 0 value.
- The Vector Length (VL) register contains 64.

A floating-point add instruction (171212 or 171221) is then executed using register V1 for one operand and using register V2 as an operand/result register. This instruction uses the Floating-point Add unit with a functional unit time of 6 CPs causing sums to be generated in groups of eight (functional unit time + 2 = 8). The final eight partial sums of the 64 elements of V1 are contained in elements 56 through 63 of V2.

Specifically, elements of V2 contain the following sums.

V200 = (V200) + (V100) = (V200) + (V100)
 V201 = (V200) + (V101) = (V200) + (V101)
 V202 = (V200) + (V102) = (V200) + (V102)
 V203 = (V200) + (V103) = (V200) + (V103)
 V204 = (V200) + (V104) = (V200) + (V104)
 V205 = (V200) + (V105) = (V200) + (V105)
 V206 = (V200) + (V106) = (V200) + (V106)
 V207 = (V200) + (V107) = (V200) + (V107)

 V208 = (V200) + (V108) = (V200) + (V100) + (V108)
 V209 = (V201) + (V109) = (V200) + (V101) + (V109)
 V210 = (V202) + (V110) = (V200) + (V102) + (V110)
 V211 = (V203) + (V111) = (V200) + (V103) + (V111)
 V212 = (V204) + (V112) = (V200) + (V104) + (V112)
 V213 = (V205) + (V113) = (V200) + (V105) + (V113)
 V214 = (V206) + (V114) = (V200) + (V106) + (V114)
 V215 = (V207) + (V115) = (V200) + (V107) + (V115)

 V216 = (V208) + (V116) = (V200) + (V100) + (V108) + (V116)
 V217 = (V209) + (V117) = (V200) + (V101) + (V109) + (V117)
 V218 = (V210) + (V118) = (V200) + (V102) + (V110) + (V118)
 V219 = (V211) + (V119) = (V200) + (V103) + (V111) + (V119)
 V220 = (V212) + (V120) = (V200) + (V104) + (V112) + (V120)
 V221 = (V213) + (V121) = (V200) + (V105) + (V113) + (V121)
 V222 = (V214) + (V122) = (V200) + (V106) + (V114) + (V122)
 V223 = (V215) + (V123) = (V200) + (V107) + (V115) + (V123)


 V224 = (V216) + (V124) = (V200) + (V100) + (V108) + (V116) + (V124)
 V225 = (V217) + (V125) = (V200) + (V101) + (V109) + (V117) + (V125)
 V226 = (V218) + (V126) = (V200) + (V102) + (V110) + (V118) + (V126)
 V227 = (V219) + (V127) = (V200) + (V103) + (V111) + (V119) + (V127)
 V228 = (V220) + (V128) = (V200) + (V104) + (V112) + (V120) + (V128)
 V229 = (V221) + (V129) = (V200) + (V105) + (V113) + (V121) + (V129)
 V230 = (V222) + (V130) = (V200) + (V106) + (V114) + (V122) + (V130)
 V231 = (V223) + (V131) = (V200) + (V107) + (V115) + (V123) + (V131)

 V232 = (V224) + (V132) = (V200) + (V100) + (V108) + (V116) + (V124) + (V132)
 V233 = (V225) + (V133) = (V200) + (V101) + (V109) + (V117) + (V125) + (V133)
 V234 = (V226) + (V134) = (V200) + (V102) + (V110) + (V118) + (V126) + (V134)
 V235 = (V227) + (V135) = (V200) + (V103) + (V111) + (V119) + (V127) + (V135)
 V236 = (V228) + (V136) = (V200) + (V104) + (V112) + (V120) + (V128) + (V136)
 V237 = (V229) + (V137) = (V200) + (V105) + (V113) + (V121) + (V129) + (V137)
 V238 = (V230) + (V138) = (V200) + (V106) + (V114) + (V122) + (V130) + (V138)
 V239 = (V231) + (V139) = (V200) + (V107) + (V115) + (V123) + (V131) + (V139)

 V240 = (V232) + (V140) = (V200) + (V100) + (V108) + (V116) + (V124) + (V132) + (V140)
 V241 = (V233) + (V141) = (V200) + (V101) + (V109) + (V117) + (V125) + (V133) + (V141)
 V242 = (V234) + (V142) = (V200) + (V102) + (V110) + (V118) + (V126) + (V134) + (V142)
 V243 = (V235) + (V143) = (V200) + (V103) + (V111) + (V119) + (V127) + (V135) + (V143)
 V244 = (V236) + (V144) = (V200) + (V104) + (V112) + (V120) + (V128) + (V136) + (V144)
 V245 = (V237) + (V145) = (V200) + (V105) + (V113) + (V121) + (V129) + (V137) + (V145)
 V246 = (V238) + (V146) = (V200) + (V106) + (V114) + (V122) + (V130) + (V138) + (V146)
 V247 = (V239) + (V147) = (V200) + (V107) + (V115) + (V123) + (V131) + (V139) + (V147)

 V248 = (V240) + (V148) = (V200) + (V100) + (V108) + (V116) + (V124) + (V132) + (V140) + (V148)
 V249 = (V241) + (V149) = (V200) + (V101) + (V109) + (V117) + (V125) + (V133) + (V141) + (V149)
 V250 = (V242) + (V150) = (V200) + (V102) + (V110) + (V118) + (V126) + (V134) + (V142) + (V150)
 V251 = (V243) + (V151) = (V200) + (V103) + (V111) + (V119) + (V127) + (V135) + (V143) + (V151)
 V252 = (V244) + (V152) = (V200) + (V104) + (V112) + (V120) + (V128) + (V136) + (V144) + (V152)
 V253 = (V245) + (V153) = (V200) + (V105) + (V113) + (V121) + (V129) + (V137) + (V145) + (V153)
 V254 = (V246) + (V154) = (V200) + (V106) + (V114) + (V122) + (V130) + (V138) + (V146) + (V154)
 V255 = (V247) + (V155) = (V200) + (V107) + (V115) + (V123) + (V131) + (V139) + (V147) + (V155)

 V256 = (V248) + (V156) = (V200) + (V100) + (V108) + (V116) + (V124) + (V132) + (V140) + (V148) + (V156)
 V257 = (V249) + (V157) = (V200) + (V101) + (V109) + (V117) + (V125) + (V133) + (V141) + (V149) + (V157)
 V258 = (V250) + (V158) = (V200) + (V102) + (V110) + (V118) + (V126) + (V134) + (V142) + (V150) + (V158)
 V259 = (V251) + (V159) = (V200) + (V103) + (V111) + (V119) + (V127) + (V135) + (V143) + (V151) + (V159)
 V260 = (V252) + (V160) = (V200) + (V104) + (V112) + (V120) + (V128) + (V136) + (V144) + (V152) + (V160)
 V261 = (V253) + (V161) = (V200) + (V105) + (V113) + (V121) + (V129) + (V137) + (V145) + (V153) + (V161)
 V262 = (V254) + (V162) = (V200) + (V106) + (V114) + (V122) + (V130) + (V138) + (V146) + (V154) + (V162)
 V263 = (V255) + (V163) = (V200) + (V107) + (V115) + (V123) + (V131) + (V139) + (V147) + (V155) + (V163)


 EQUALS


ARITHMETIC OPERATIONS

Functional units in the CPU perform either twos complement integer arithmetic or floating-point arithmetic.

INTEGER ARITHMETIC

All integer arithmetic, whether 24 bits or 64 bits, is twos complement and is represented in the registers as illustrated in figure 6-4. The Address Add and Address Multiply functional units perform 24-bit arithmetic. The Scalar Add and the Vector Add functional units perform 64-bit arithmetic.

Twos complement integer (24 bits)



Twos complement integer (64 bits)




Figure 6-4. Integer data formats

Multiplication of two scalar (64-bit) integer operands is accomplished by using the floating-point multiply instruction. If the operand bits are nonzero only in the 24 least significant bits, the two integer operands are shifted left 24 bits before the multiply operation. The Floating-point Multiply functional unit recognizes the conditions where both operands have zero exponents as a special case. The Floating-point Multiply functional unit returns the high-order 48 bits of the product of the coefficients as the coefficient of the result and leaves the exponent field zero. See figure 6-6. If the operand coefficients are generated other than by shifting, so the low-order 24 bits would be nonzero, the low-order 48 bits of the product could have been nonzero, and the high-order 48 bits (the return part) could be one larger than expected because a truncation compensation constant is added during the multiply. If the operands are greater than 24 bits, multiplication is done by forming multiple partial products and merging the partial products.

Division is done by algorithm; the particular algorithm used depends on the number of bits in the quotient. The quickest and most frequently used method is to convert the numbers to floating-point format and then use the floating-point functional units.

FLOATING-POINT ARITHMETIC

Floating-point numbers are represented in a standard format throughout the CPU. This format is a packed representation of a binary coefficient and an exponent (power of two). The coefficient is a 48-bit signed fraction. The sign of the coefficient is separated from the rest of the coefficient as shown in figure 6-5. Since the coefficient is signed magnitude, it is not complemented for negative values.




Figure 6-5. Floating-point data format

The exponent portion of the floating-point format is represented as a biased integer in bits 2⁶² through 2⁴⁸. The bias that is added to the exponents is 40000₈. The positive range of exponents is 40000₈ through 57777₈. The negative range of exponents is 37777₈ through 20000₈. Thus, the unbiased range of exponents is the following (note the negative range is one larger):

$$2^{-20000_8} \text{ through } 2^{+17777_8}$$

In terms of decimal values, the floating-point format of the CPU allows the accurate expression of numbers to about 15 decimal digits in the approximate decimal range of 10⁻²⁴⁶⁶ through 10⁺²⁴⁶⁶.

A zero value is not biased and is represented as a word of all zeros.

A negative 0 is not generated by any floating-point functional unit, except in the case where a negative 0 is one operand going to the Floating-point Multiply functional unit.

Normalized floating-point numbers, floating-point range errors, double precision numbers, and the addition, multiplication, and division algorithms are described in this subsection.

Normalized floating-point numbers

A nonzero floating-point number is normalized if the most significant bit of the coefficient is nonzero. This condition implies the coefficient has been shifted as far left as possible and the exponent adjusted accordingly. Therefore, the floating-point number has no leading zeros in the coefficient. The exception is that a normalized floating-point zero is all zeros.

When a floating-point number is created by inserting an exponent of 40060₈ into a 48-bit integer word, the result should be normalized before being used in a floating-point operation. Normalization is accomplished by adding the unnormalized floating-point operand to 0. Since S0 provides a 64-bit zero when used in the S_j field of an instruction, an operand in S_k is normalized using the 062i0k instruction. S_i, which can be S_k, contains the normalized result.

The 170i0k instruction normalizes V_k into V_i if V_k and V_i are different registers.

Floating-point range errors

Overflow of the floating-point range is indicated by an exponent value of 60000₈ or greater in packed format. Detection of the overflow condition initiates an interrupt if the Floating-point Mode flag is set in the Mode register and monitor mode is not in effect. The Floating-point Mode flag can be set or cleared by a user mode program.

Floating-point range error conditions are detected by the floating-point functional units as described in the following paragraphs.

Floating-point Add functional unit - A floating-point add range error condition is generated for scalar operands when the larger incoming exponent is greater than or equal to 60000₈. This condition sets the Floating-point Error flag with an exponent of 60000₈ being sent to the result register along with the computed coefficient, as in the following example:

60000.4xxxxxxxxxxxxxxxx	Range error
+57777.4xxxxxxxxxxxxxxxx	
60000.6xxxxxxxxxxxxxxxx	Result register

NOTE

If the result of an add or subtract operation is less than the machine minimum, the error is suppressed (even though both operands have exponents greater than or equal to 60000_8) because the machine minimum takes precedence in error detection.

Floating-point Multiply functional unit - Out-of-range conditions are tested before normalizing. In the Floating-point Multiply functional unit, if the exponent of either operand is greater than or equal to 60000_8 or if the sum minus 1 of the two exponents is greater than or equal to 60000_8 , the Floating-point Error flag is set and an exponent of 60000_8 is sent to the result register along with the computed coefficient.

NOTE

If either operand is less than the machine minimum, the error is suppressed (even though the other operand can be out of range) because the operand that is less than the machine minimum takes precedence in error detection.

If both incoming exponents are equal to 0, the operation is treated as an integer multiply. The result is treated normally with no normalization shift of the result allowed. The result is a 48-bit quantity starting with bit 2^{47} . When using this feature, the operands should be considered as 24-bit integers in bits 2^{47} through 2^{24} . In figure 6-6, operand 1 is 4 and operand 2 is 6, producing a 48-bit result of 30_8 . Bit 2^{63} obeys the usual rules for multiplying signs and the result is a sign and magnitude integer. Note the form of integers (see figure 6-4) accepted by the integer add and subtract and expected by the software is twos complement not sign and magnitude. Therefore, negative products must be converted.

If bits 2^0 through 2^{23} in operands 1 and 2 of figure 6-6 have any 1 bits, the product might be one too large (2^0) because a truncation compensation constant is added during the multiply process. (The following paragraphs discuss the truncation constant and its use.) The size of the shaded area in operands 1 and 2 (figure 6-6) does not need to be the same for both operands. To get a correct product, the only requirement is that the sum of the number of bits in the shaded area is 48 bits or more. If the sum is more than 48 bits, the binary point in the product is the number of places to the left that the sum is in excess of 48.




Figure 6-6. Integer multiply in Floating-point Multiply functional unit

Floating-point Reciprocal Approximation functional unit For the Floating-point Reciprocal Approximation functional unit, an incoming operand with an exponent less than or equal to 20001_8 or greater than or equal to 60000_8 causes a floating-point range error. The error flag is set and an exponent of 60000_8 and the computed coefficient are sent to the result register.

Double-precision numbers

The CPU does not provide special hardware for performing double- or multiple-precision operations. Double-precision computations with 95-bit accuracy are available through software routines provided by Cray Research, Inc.

Addition algorithm

Floating-point addition or subtraction is performed in a 49-bit register (figure 6-7). Trial subtraction of the exponents selects the operand to be shifted down for aligning the operands. The larger exponent operand




Figure 6-7. 49-bit floating-point addition

carries the sign. The coefficient of the number with the smaller exponent is shifted right to align with the coefficient of the number with larger exponent. Bits shifted out of the register are lost; no round-up takes place. If the sum carries into the high-order bit, the low-order bit is discarded and an appropriate exponent adjustment is made. All results are normalized and if the result is less than the machine minimum, the error is suppressed.

The Floating-point Add functional unit normalizes any floating-point number within the format of the CRAY-1 floating-point number system. The functional unit right shifts 1 or left shifts up to 48 per result to normalize the result.

One zero operand and one valid operand can be sent to the Floating-point Add functional unit, and the valid operand is sent through the unit normalized. Concurrently, the functional unit checks for overflow and/or underflow; underflow results are not flagged as errors.

Multiplication algorithm

The Floating-point Multiply functional unit has the two 48-bit coefficients as input into a multiply pyramid (figure 6-8). The pyramid truncates part of the low-order bits of the 96-bit product. To adjust for this truncation, a constant is unconditionally added above the truncation. The average value of this constant is 9.25×2^{-56} determined by adding all carries produced by all possible combinations that could be truncated and dividing the sum by the number of possible combinations. Nine carries are injected at the 2^{-56} position to compensate for the truncated bits. Rounding is optional where truncation compensation is not. The rounding method used adds a constant so that it is 50 percent high ($.25 \times 2^{-48}$) 38 percent of the time and 25 percent low ($.125 \times 2^{-48}$) 62 percent of the time resulting in near zero average rounding error. The errors due to this truncation and rounding are in the range:

$$-0.23 \times 2^{-48} \text{ to } +0.57 \times 2^{-48}$$

$$\text{or } -8.17 \times 10^{-16} \text{ to } +20.25 \times 10^{-16}.$$

The effect of the truncation is at most a result coefficient one smaller than expected. Therefore, the results range from one too large to one too small in the 2^{-48} bit position with approximately 99 percent of the values having zero deviation from what would have been generated had a full 96-bit pyramid been present.

The multiplication is commutative, that is, A times B equals B times A.

In a full-precision rounded multiply, 2 round bits are entered into the pyramid at bit position 2^{-50} and 2^{-51} and allowed to propagate up the pyramid.

For a half-precision multiply, round bits are entered into the pyramid at bit positions 2^{-32} and 2^{-31} . A carry resulting from this entry is allowed to propagate up and a 29-bit result (2^{-1} to 2^{-29}) is transmitted back.




Figure 6-8. Floating-point multiply partial-product sums pyramid

- ① $hh = 11_2$ for half-precision rounded multiply, 00_2 for full-precision rounded or full-precision unrounded multiply
- ② $ff = 11_2$ for full-precision rounded multiply, 00_2 for half-precision rounded or full-precision unrounded multiply
- ③ Truncation compensation constant, 1001_2 used for all multiplies

* Bit designations are used in the explanation of the Floating-point Multiply functional unit operation.

Division algorithm

The CRAY-1 performs floating-point division through reciprocal approximation, facilitating hardware implementation of a fully segmented functional unit. Because of this segmentation, operands enter the reciprocal unit during each CP. In vector mode, results are produced at a 1-CP rate and are used in other vector operations during chaining because all functional units in the CRAY-1 have the same result rate. The reciprocal approximation is based on Newton's method.

Newton's method - The division algorithm is an application of Newton's method for approximating the real roots of an arbitrary equation $F(x) = 0$, for which $F(x)$ must be twice differentiable with a continuous second derivative. The method requires making an initial approximation (guess), x_0 , sufficiently close to the true root, x_t , being sought (see figure 6-9). For a better approximation, a tangent line is drawn to the graph of $y = F(x)$ at the point $(x_0, F(x_0))$. The X intercept of this tangent line is the better approximation x_1 . This can be repeated using x_1 to find x_2 , etc.




Figure 6-9. Newton's method

Derivation of the division algorithm

A definition for the derivative $F'(x)$ of a function $F(x)$ at point x_t is

$$F'(x_t) = \lim_{x \rightarrow x_t} \frac{F(x) - F(x_t)}{x - x_t}$$

if this limit exists. If the limit does not exist, $F(x)$ is not differentiable at the point t .

For any point x_i near to x_t ,

$$F'(x_t) \approx \frac{F(x_i) - F(x_t)}{x_i - x_t} \text{ where } \approx \text{ means "approximately equal to".}$$

This approximation improves as x_i approaches x_t . Let x_i stand for an approximate solution and let x_t stand for the true answer being sought. The exact answer is the value of x that makes $F(x)$ equal 0. This is the case for $x = x_t$, therefore $F(x_t)$ is replaced by 0, giving the following Approximation (1):

$$F'(x_t) \approx \frac{F(x_i)}{x_i - x_t}$$

Notice that $x_t - x_i$ is the correction applied to an approximate answer, x_i , to give the right answer since $x_i + (x_t - x_i)$ equals x_t . Solving approximation (1) for $(x_t - x_i)$ gives:

$$x_t - x_i = \text{correction} \approx - \frac{F(x_i)}{F'(x_t)}.$$

If this quantity is substituted into the approximation, then:

$$x_t \approx (x_i + \text{correction}) = x_{i+1}.$$

This gives, the following equation (1):

$$x_{i+1} = x_i - \frac{F(x_i)}{F'(x_i)},$$

where x_{i+1} is a better approximation than x_i to the true value, x_t , being sought. The exact answer is generally not obtained at once because the correction term is not generally exact. However, the operation is repeated until the answer becomes sufficiently close for practical use. (On the CRAY-1, if the correction term is exact, the operation must not be repeated.)

To make use of Newton's method to find the reciprocal of a number B , simply use $F(x) = (1/x - B)$.

First calculating $F'(x)$:

where

$$F'(x) = \left(\frac{1}{x} - B \right)' = \left(\frac{-1}{x^2} \right) \cdot \text{thus for any point } x_1 \neq 0,$$

$$F'(x_1) = \frac{-1}{x_1^2} \cdot \text{Choosing for } x, \text{ a value near } \frac{1}{B}$$

and applying equation (1),

$$x_2 = x_1 - \frac{\frac{1}{x_1} - B}{-\frac{1}{x_1^2}},$$

$$x_2 = x_1 + x_1^2 \left(\frac{1}{x_1} - B \right),$$

$$x_2 = x_1 + x_1 - x_1^2 B,$$

$$x_2 = 2x_1 - x_1^2 B = x_1 (2 - x_1 B).$$

This approximation technique using Newton's method is implemented in the CRAY-1. A hardware table look up provides an initial guess, x_0 , to start the process.

$x_0 (2 - x_0 B)$	1st approximation, I1	} Done in reciprocal unit
$x_1 (2 - x_1 B)$	2nd approximation, I2	
$x_2 (2 - x_2 B)$	3rd approximation, I3	
$x_3 (2 - x_3 B)$	4th approximation	Done with software

The CRAY-1 Reciprocal Approximation functional unit performs three iterations: I1, I2 and I3. I1 is accurate to 8 bits and is found after a table look-up to choose the initial guess, x_0 . I2 is the second iteration and is accurate to 16 bits. I3 is the final (third) iteration answer of the Reciprocal Approximation functional unit, and its result is accurate to 30 bits.

A fourth iteration uses a special instruction within the Floating-point Multiply functional unit to calculate the correction term. This iteration is used to increase accuracy of the reciprocal unit's answer to full precision. A fifth iteration should not be done.

The division algorithm that computes $S1/S2$ to full-precision requires the following operations:

$S3 = 1/S2$	Performed by the Reciprocal Approximation functional unit
$S4 = (2 - (S3 * S2))$	Performed by the Floating-point Multiply functional unit in iteration mode
$S5 = S4 * S3$	Performed by the Floating-point Multiply functional unit using full-precision. $S5$ now equals $1/S2$ to 48-bit accuracy.
$S6 = S5 * S1$	Performed by the Floating-point Multiply functional unit using full-precision rounded

The reciprocal approximation at step 1 is correct to 30 bits. An additional Newton iteration (fourth iteration) at operations 2 and 3 increases this accuracy to 48 bits. This iteration answer is applied as an operand in a full-precision rounded multiply operation to obtain the quotient accurate to 48 bits. Additional iterations should not be attempted since erroneous results are possible.

CAUTION

The reciprocal iteration is designed for use once with each half-precision reciprocal generated. If the fourth iteration (the programmed iteration) results in an exact reciprocal or if an exact reciprocal is generated by some other method, performing another iteration results in an incorrect final reciprocal.

Where 29 bits of accuracy are sufficient, the reciprocal approximation instruction is used with the half-precision multiply to produce a half-precision quotient in only two operations.

$S3 = 1/S2$	Performed by the Reciprocal Approximation functional unit
$S6 = S1 * S3$	Performed by the Floating-point Multiply functional unit in half-precision

The 19 low-order bits of the half-precision results are returned as zeros with a rounding applied to the low-order bit of the 29-bit result.

Another method of computing divisions is as follows:

$S3 = 1/S2$	Performed by the Reciprocal Approximation functional unit
$S5 = S1 * S3$	Performed by the Floating-point Multiply functional unit
$S4 = (2 - (S3 * S2))$	Performed by the Floating-point Multiply functional unit
$S6 = S4 * S5$	Performed by the Floating-point Multiply functional unit

A scalar quotient is computed in 29 CPs since operations 2 and 3 issue in successive CPs. With this method the correction to reach a full-precision reciprocal is applied after the numerator is multiplied times the half-precision reciprocal rather than before.

A vector quotient using this procedure requires less than four vector times since operations 1 and 2 are chained together. This overlaps one of the multiply operations. (A vector time is 1 CP for each element in the vector.)

For example, two 64-element vectors are divided in $3 * 64$ CPs plus overhead. (The overhead associated with the functional units for this case is 38 CPs).

LOGICAL OPERATIONS

Scalar and vector logical units perform bit-by-bit manipulation of 64-bit quantities. Operations provide for forming logical products, differences, sums, and merges.

A logical product is the AND function:

Operand 1	1 0 1 0
Operand 2	<u>1 1 0 0</u>
Result	1 0 0 0

An operation in the CRAY-1 is similar to the AND function and produces the following results:

Operand 1	1 0 1 0
Operand 2	<u>1 1 0 0</u>
Result	0 1 0 0

The logical product (AND) operation is used for masking operations where the ones specify the bits to be saved. In this variant of the AND function, the zeros specify the bits to be saved.

A logical sum is the inclusive OR function:

Operand 1	1 0 1 0
Operand 2	<u>1 1 0 0</u>
Result	1 1 1 0

A logical difference is the exclusive OR function:

Operand 1	1 0 1 0
Operand 2	<u>1 1 0 0</u>
Result	0 1 1 0

A logical equivalence is the exclusive NOR function:

Operand 1	1 0 1 0
Operand 2	<u>1 1 0 0</u>
Result	1 0 0 1

The merge uses two operands and a mask to produce results as follows:

Operand 1	1 0 1 0 1 0 1 0
Operand 2	1 1 0 0 1 1 0 0
Mask	<u>1 1 1 1 0 0 0 0</u>
Result	1 0 1 0 1 1 0 0

The bits of operand 1 pass where the mask bit is 1. The bits of operand 2 pass where the mask bit is 0.

INTRODUCTION

The Input/Output section of the CRAY-1 S Series mainframe contains one or two Memory Channels and 12 input/output (I/O) channel pairs. A Memory Channel is 64 bits wide and has one input channel and one output channel. Each I/O channel pair is 16 bits wide and has an input channel and an output channel. This section describes a Memory Channel, I/O channels, Master Clear sequences, and memory accessing, lockouts, conflicts, request conditions, and addressing.

DATA TRANSFER FOR I/O SUBSYSTEM

The standard Memory Channel transfers data between Central Memory of the CRAY-1 S mainframe and the Buffer I/O Processor (BIOP) of the I/O Subsystem. If a second Memory Channel is present, it transfers data between Central Memory and the Disk I/O Processor (DIOP) or the Auxiliary I/O Processor (XIOP); however, software is currently not available to transfer data between Central Memory and the XIOP. A Memory Channel has two independent channels, one for input to Central Memory and one for output from Central Memory. Each channel is 64 bits wide and handles data at approximately 850 Mbits per second. Each channel uses an additional 8 check bits for single error correction/double error detection (SECDED), just as in Central Memory.

The CPU side of a Memory Channel uses a pair of 16-word buffers to stream the data out of Central Memory and another pair to stream data into Central Memory. On output, as one buffer block is being sent to the I/O Processors (IOPs), the other buffer is filling from Central Memory. Similarly, on input, one buffer block is filling from an IOP while the other is transmitting to Central Memory.

At the IOP side of the Memory Channel, data passing into Local Memory (an I/O Processor's memory) is double-buffered and disassembled into 16-bit parcels. The channel side passing data from Local Memory assembles the 16-bit parcels into 64-bit words for transmission to the CPU.

The instruction fetch, exchange sequence, and normal I/O channel memory requests take precedence over a Memory Channel/Central Memory request. Data is sent in blocks, with 16 words as the normal block length. Each block transfer keeps Central Memory busy for 7 clock periods (CPs) and locks out all other memory requests. Between block transfers is a 1-CP wait that allows any other active memory requests to take over Central Memory.

An IOP controls the Memory Channel linking it with Central Memory. The IOP initiates all data transfers on the channel and performs all error processing required for the channel. There are no CPU instructions for the Memory Channel. Programming details for the Memory Channel are described in the CRAY I/O Subsystem Reference Manual, publication HR-0030.

DATA TRANSFER FOR SOLID-STATE STORAGE DEVICE

The Solid-state Storage Device (SSD) requires a Memory Channel, a standard I/O channel pair, and a special controller to connect to the CRAY-1 S mainframe. Port 2 of the SSD connects with the CRAY-1 S CPU. The CPU controls the SSD by communicating transfer commands to the controller using a standard I/O channel pair adapted for use with the SSD. The controller sends the appropriate control signals, which start a transfer, to each end of the Memory Channel link. Programming details for the SSD are described in the Solid-state Storage Device (SSD) Reference Manual, CRI publication HR-0031.

I/O CHANNELS

The I/O channels have three basic types of control logic:

- 16-bit asynchronous; used for MCU interface or front-end interfaces; the standard CRAY-1 mainframe I/O channel.
- 16-bit high-speed asynchronous
- 16-bit synchronous; used for disk storage access.

Each type of I/O channel has the same electrical interface to the I/O cable but differs in timing, protocol, and data rates.

CHANNEL GROUPS

I/O channels are numbered octally 2 through 31 and are divided into four groups as follows:

Group 1 Input channels 2, 6, 12, 16, 22, 26

Group 2 Output channels 3, 7, 13, 17, 23, 27

Group 3 Input channels 4, 10, 14, 20, 24, 30

Group 4 Output channels 5, 11, 15, 21, 25, 31

I/O INSTRUCTIONS

The instructions used with I/O channels are:

0010 j k	CA, A_j A_k	Set the Current Address (CA) register for the channel indicated by (A_j) to (A_k) and activate the channel
0011 j k	CL, A_j A_k	Set the Limit Address (CL) register for the channel indicated by (A_j) to (A_k)
0012 j x	CI, A_j	Clear the interrupt flag and error flag for the channel indicated by (A_j)
033 i 0 x	A_i CI	Transmit channel number to A_i
033 i j 0	A_i CA, A_j	Transmit address of channel (A_j) to A_i
033 i j 1	A_i CE, A_j	Transmit error flag of channel (A_j) to A_i

I/O CHANNEL OPERATION

Each input or output channel directly accesses Central Memory. Input channels store external data in memory and output channels read data from memory. A primary task of a channel is to convert 64-bit Central Memory words into 16-bit parcels or 16-bit parcels into 64-bit Central Memory words. Four parcels make up one Central Memory word with bits of the parcels assigned to memory bit positions as shown in table 7-1. In both input and output operations, parcel 0 is always transferred first.

Each input or output channel consists of a data channel (4 parity bits, 16 data bits, and 3 control lines), a 64-bit assembly or disassembly register, a channel Current Address (CA) register, and a channel Limit Address (CL) register.

Three control signals (Ready, Resume, and Disconnect) coordinate transfer of parcels over the channels. The method of coordination varies among the channel types. In addition to the three control signals, either the input or output channel of a pair has a Master Clear line.

Table 7-1. Channel word assembly/disassembly

Characteristic	Bit position	Number of bits	Comment
Channel data bits	$2^{15} - 2^0$	16	Four 4-bit groups
Channel parity bits		4	One per 4-bit group
CRAY-1 word	$2^{63} - 2^0$	64	
Parcel 0	$2^{63} - 2^{48}$	16	First in or out
Parcel 1	$2^{47} - 2^{32}$	16	Second in or out
Parcel 2	$2^{31} - 2^{16}$	16	Third in or out
Parcel 3	$2^{15} - 2^0$	16	Fourth in or out

I/O interrupts are caused by the following:

- On all output channels, if (CA) becomes equal to (CL), then for each channel type on the transmission of the last four parcels:
 - 16-bit asynchronous Resume for last parcel transmitted sets interrupt
 - 16-bit high-speed asynchronous Resume for last four parcels transmitted sets interrupt
 - 16-bit synchronous Interrupt sets when last Ready is sent
 - 16-bit asynchronous Disconnect received and channel active, or CA is equal to CL and channel active
 - 16-bit high-speed asynchronous Disconnect received and channel active
 - 16-bit synchronous Disconnect received and channel active and CA is equal to CL
- External device disconnect is received on any input channel and channel is active.
- Channel error condition occurs (described later in this section)

The number of the channel causing an interrupt can be determined by using instruction 033, which reads into A₇ the highest priority channel number requesting an interrupt. The lowest numbered channel has the highest priority. The interrupt request continues until cleared by the monitor program when an interrupt from the next highest priority channel, if present, is sensed.

INPUT CHANNEL PROGRAMMING

To start an input operation, the CPU program:

1. Sets the channel limit address to the last word address + 1 (LWA+1). (See figure 7-1.)
2. Sets the channel current address to the first word address (FWA).

Setting the current address causes the Channel Active flag to set. The channel is then ready to receive data. When a 4-parcel word is assembled, the word is stored in memory at the address contained in the CA register. When the word is accepted by memory, the current address is advanced by 1.




Figure 7-1. Basic I/O program flowchart

The external transmitting device sends a Disconnect signal to indicate end of the transfer. When the Disconnect signal is received, the Channel Interrupt flag sets and a test is performed to check for a partially assembled word. If the partial word is found, the valid portion of the word is stored in memory and the unreceived, low-order parcels are stored as zeros.

The interrupt flag sets when a Disconnect signal is received or when an error condition is detected. Setting the interrupt flag deactivates the input channel.

INPUT CHANNEL ERROR CONDITIONS

Input channel error conditions can occur at a parcel level (parity error) or channel level (unexpected Ready signal). These error conditions are described below.

Parity error

When a parcel in error occurs on either a 16-bit asynchronous channel or a 16-bit high-speed asynchronous channel, the Parity Fault flag sets immediately. The Parity Fault flag does not generate an interrupt, but is saved and sets the error flag when a disconnect occurs. Therefore, the program checks the state of the error flag when an interrupt is honored.

On a 16-bit synchronous channel, the parcel containing the error sets the Parity Fault flag. The Parity Fault flag causes subsequent parcels to be stored as all zero parcels. No interrupt is generated by the parity fault. When the data transfer is complete and the channel goes inactive, the Parity Fault flag sets the Channel Error flag. The program checks the state of the error flag when an interrupt is honored.

Unexpected Ready signal

If a Ready signal is received on a 16-bit asynchronous channel when the channel is not active, one of three conditions occurs depending on the module type: an error condition occurs; an interrupt is generated; or the Ready condition is saved. If the third condition occurs, the Ready condition is saved until the channel is activated, then a Resume signal is sent; no error flag is set and no interrupt request is generated.

If a Ready signal is received when the memory reference for the previous four parcels is not yet complete, or is received when the channel is active but CA is equal to CL (an extra Ready), the error flag is set. An interrupt request is generated, but no Resume signal is sent and the data is discarded. When servicing the I/O interrupt, if the Channel Error

flag is set and CA is not equal to CL, a programmed Master Clear sequence (described later in this section) is executed on the interrupting channel to clear the external device.

If an unexpected Ready signal is received during a memory reference on a 16-bit high-speed asynchronous channel, the normal burst of four pulses of the Resume signal is sent and the data is not sampled. The error flag is set and an interrupt is generated. If the channel is not active or CA is equal to CL when the unexpected Ready signal arrives, no Resume pulses are sent; the data is not sampled; and the error flag is set to generate an interrupt.

A Ready signal is not expected when the 16-bit synchronous channel is inactive, or when CA is equal to CL, or after the first Ready signal but before the end of the transfer. If an unexpected Ready signal is received, the error flag is set and an interrupt is generated. No further data of the block is transferred. No Resume signal is returned in response to the unexpected Ready signal.

OUTPUT CHANNEL PROGRAMMING

To start an output operation, the CPU program:

1. Sets the channel limit address to the last word address + 1 (LWA+1).
2. Sets the channel current address to the first word address (FWA).

Setting the current address causes the Channel Active flag to set. The channel reads the first word from memory addressed by the contents of the CA register. When the word is received from memory, the channel advances the current address by 1 and starts the data transfer.

After each word is read from memory and the current address is advanced, the limit test is made, comparing the contents of the CA register and the CL register. If they are equal, the operation is complete as soon as the last parcel transfer is finished. Tables 7-3, 7-5, and 7-7 show the terminating sequence.

OUTPUT CHANNEL ERROR CONDITIONS

The interrupt flag also sets if an error is detected. The only error that an output channel detects is a Resume signal received when the channel is inactive. No external response is generated.

16-BIT ASYNCHRONOUS CHANNELS

The 16-bit asynchronous input channels and output channels are described below.

INPUT CHANNELS

A general view of an input signal sequence is illustrated in table 7-2. The data bits, parity bits, and each signal in the sequence are described below.

Data bits 2^0 through 2^{15}

Data bits 2^0 , 2^1 , ..., 2^{15} are signals carrying the 16-bit parcel of data from the external device to Central Memory. The data bits must all be valid within 80 nanoseconds after the leading edge of the Ready signal. Data bit signals must remain unchanged on the lines until the corresponding Resume signal is received by the external device.

Normally, data is sent coincidentally with the Ready signal and is held until the subsequent Ready signal.

Parity bits 0 through 3

Parity bits 0, 1, 2, and 3 are each assigned to a 4-bit group of data bits. The parity bits are set or cleared to give the bit group odd parity. Bit assignments follow:

<u>Parity bit</u>	<u>Data bits</u>
0	$2^0 - 2^3$
1	$2^4 - 2^7$
2	$2^8 - 2^{11}$
3	$2^{12} - 2^{15}$

Parity bits are sent from the external device to Central Memory at the same time as data bits and are held stable in the same way as the data bits.

Ready

The Ready signal sent to Central Memory indicates a parcel of data is being sent to the Central Memory input channel and can be sampled. A Ready signal is a pulse 50 \pm 10 nanoseconds wide (at 50% voltage points). The leading edge of the Ready signal at Central Memory begins the timing for sampling the data bits.

Table 7-2. 16-bit asynchronous input channel signal exchange

Central Memory	Channel	External Equipment
1. Activate channel (set CL and CA).		
2.	←	Data $2^{63} - 2^{48}$ with Ready
3. Resume	→	
4.	←	Data $2^{47} - 2^{32}$ with Ready
5. Resume	→	
6.	←	Data $2^{31} - 2^{16}$ with Ready
7. Resume	→	
8.	←	Data $2^{15} - 2^0$ with Ready
9. Write word to memory and advance current address.		
10a. Resume	→	
10b. If (CA) = (CL), go to 13.		
11.		If more data, go to 2.
12.	←	Disconnect (ignored if CA = CL or if channel not active).
13. Set interrupt and deactivate channel.		

Resume

The Resume signal is sent from Central Memory to the external device showing the parcel was received and Central Memory is ready for the next data transmission. A Resume signal is a pulse 50 ± 3 nanoseconds wide (at 50% voltage points).

Disconnect

The Disconnect signal is sent from the external device to Central Memory and indicates transmission from the external device is complete. The Disconnect signal is sent after the Resume signal is received for the last Ready signal. A Disconnect signal is a pulse 50 \pm 10 nanoseconds wide (at 50% voltage points).

Channel Master Clear

The Channel Master Clear signal is programmed (see description of Programmed Master Clear later in this section) or results from a Clear I/O signal.

OUTPUT CHANNELS

A general view of an output signal sequence is illustrated in table 7-3. The data bits, parity bits, and each signal in the sequence are described below.

Data bits 2^0 through 2^{15}

Data bits 2^0 , 2^1 , ..., 2^{15} are signals carrying a 16-bit parcel of data from Central Memory to an external device. The data bits are sent concurrently within 5 nanoseconds of the leading edge of the Ready signal. Data bit signals remain steady on the lines until the Resume signal is received.

Parity bits 0 through 3

Parity bits 0, 1, 2, and 3 are each assigned to a 4-bit group of data bits. The parity bits are set or cleared to give the bit group odd parity. Bit assignments follow:

<u>Parity bit</u>	<u>Data bits</u>
0	$2^0 - 2^3$
1	$2^4 - 2^7$
2	$2^8 - 2^{11}$
3	$2^{12} - 2^{15}$

Parity bits are sent from Central Memory to the external device at the same time as the data bits and are held stable in the same way as the data bits.

Table 7-3. 16-bit asynchronous output channel signal exchange

Central Memory	Channel	External Equipment
1. Activate channel (set CL and CA).		
2. Read word from memory and advance current address.		
3. Data $2^{63} - 2^{48}$ with Ready	→	
4.	←	Resume
5. Data $2^{47} - 2^{32}$ with Ready	→	
6.	←	Resume
7. Data $2^{31} - 2^{16}$ with Ready	→	
8.	←	Resume
9. Data $2^{15} - 2^0$ with Ready	→	
10.	←	Resume
11. If (CA) \neq (CL), go to 2.		
12. Disconnect.	→	
13. Set interrupt and deactivate channel.		

Ready

The Ready signal sent from Central Memory to the external device indicates data is present and can be sampled. A Ready signal is a pulse 50 ± 3 nanoseconds wide (at 50% voltage points). The leading edge of the Ready signal can be used to time data sampling in the external device.

Resume

The Resume signal is sent from the external device to Central Memory showing the parcel was received and the external device is ready for the next parcel transmission. A Resume signal is a pulse 50 \pm 10 nanoseconds wide (at 50% voltage points).

Disconnect

The Disconnect signal is sent from Central Memory to the external device and indicates transmission from Central Memory is complete. The Disconnect signal is sent after Central Memory receives the Resume signal from the last Ready signal. A Disconnect signal is a pulse 50 \pm 3 nanoseconds wide (at 50% voltage points).

16-BIT HIGH-SPEED ASYNCHRONOUS CHANNELS

The 16-bit high-speed asynchronous input channels and output channels are described below.

INPUT CHANNELS

A general view of an input signal sequence is illustrated in table 7-4. The data bits, parity bits, and each signal in the sequence are described below.

Data bits 2^0 through 2^{15}

Data bits 2^0 , 2^1 , ..., 2^{15} are signals carrying a 16-bit parcel of data to Central Memory. The data lines must be stable no later than 80 nanoseconds after the leading edge of the associated Ready signal and must be held stable until at least 120 nanoseconds after the leading edge of the same Ready signal. Note that if the device is transmitting at the maximum allowable rate, it is normal for a data parcel to overlap the subsequent Ready signal. Typically, data is transmitted 50 nanoseconds after the leading edge of a Ready signal and held until 50 nanoseconds after the leading edge of the following Ready signal.

Table 7-4. 16-bit high-speed asynchronous input channel signal exchange

Central Memory	Channel	External Equipment
1. Activate channel (set CL and CA).		
2. Resume	→	
3. Resume	→	
4. Resume	→	
5. Resume	→	If done, go to 11.
6.	←	Data $2^{63} - 2^{48}$ with Ready
7.	←	Data $2^{47} - 2^{32}$ with Ready
8.	←	Data $2^{31} - 2^{16}$ with Ready
9.	←	Data $2^{15} - 2^0$ with Ready
10. Write word to memory and advance current address; go to 2.		
11.	←	Disconnect.
12. Set interrupt and deactivate channel.		

Parity bits 0 through 3

Parity bits 0, 1, 2, and 3 are each assigned to a 4-bit group of data bits. The parity bits are set or cleared to give the bit group odd parity. Bit assignments follow:

<u>Parity bit</u>	<u>Data bits</u>
0	$2^0 - 2^3$
1	$2^4 - 2^7$
2	$2^8 - 2^{11}$
3	$2^{12} - 2^{15}$

Parity bits are sent from the external device to Central Memory at the same time as the data bits and are held stable in the same way as data bits.

Ready

The Ready signal sent to Central Memory indicates data is being sent to the Central Memory input channel and can be sampled. A Ready signal is a pulse 50 ± 10 nanoseconds wide (at 50% voltage points) sent in groups of four. The leading edge of a Ready signal at Central Memory begins timing for sampling of data bits.

The first Ready pulse of a group can be transmitted by the device as soon as it detects the leading edge of the first Resume pulse for that group. The time from the leading edge of one Ready pulse to the leading edge of the following Ready pulse in the same group must be greater than 90 nanoseconds.

Resume

The Resume signal is sent to the external device showing that Central Memory is ready for the next data transmission. A Resume signal is a pulse 50 ± 3 nanoseconds wide (at 50% voltage points) sent in groups of four.

For any group of Resume pulses, the time from the leading edge of one Resume signal to the leading edge of the next Resume signal is 100 ± 3 nanoseconds.

Disconnect

The Disconnect signal is sent from the external device to Central Memory and indicates transmission from the external device is complete. The Disconnect signal is sent after the last Ready signal. An input Disconnect signal must be transmitted no earlier than 20 nanoseconds after the leading edge of the final Ready signal. A Disconnect signal is a pulse 50 ± 10 nanoseconds wide (at 50% voltage points).

OUTPUT CHANNELS

A general view of an output signal sequence is illustrated in table 7-5. The data bits, parity bits, and each signal in the sequence are described below.

Data bits 2^0 through 2^{15}

Data bits 2^0 , 2^1 , ..., 2^{15} are signals carrying a 16-bit parcel of data from Central Memory to an external device. The data bits are sent concurrently within 5 nanoseconds of the leading edge of the Ready signal. Data bits remain steady on the lines until the next parcel is sent or until the Resume signal is received, whichever occurs first.

Table 7-5. 16-bit high-speed asynchronous output channel signal exchange

Central Memory	Channel	External Equipment
1. Activate channel (set CL and CA).		
2. Read word from memory and advance current address.		
3. Data $2^{63} - 2^{48}$ with Ready	→	
4. Data $2^{47} - 2^{32}$ with Ready	→	
5. Data $2^{31} - 2^{16}$ with Ready	→	
6. Data $2^{15} - 2^0$ with Ready (with Disconnect if this is last word)	→	
7.	←	Resume
8. If (CA) \neq (CL), go to 2.		
9. Set interrupt and deactivate channel.		

Parity bits 0 through 3

Parity bits 0, 1, 2, and 3 are each assigned to a 4-bit group of data bits. Parity bits are set or cleared to give the bit group odd parity.

Bit assignments follow:

<u>Parity bit</u>	<u>Data bits</u>
0	$2^0 - 2^3$
1	$2^4 - 2^7$
2	$2^8 - 2^{11}$
3	$2^{12} - 2^{15}$

Parity bits are sent from Central Memory to the external device at the same time as the data bits and are held stable in the same way as the data bits.

Channel Master Clear

The Channel Master Clear is programmed (see description of Programmed Master Clear later in this section) or results from a Clear I/O signal. The Master Clear signal is used by the external devices for control purposes or is ignored.

Ready

The Ready signal sent from Central Memory to the external device indicates data is present and can be sampled. A Ready signal is a pulse 50 \pm 3 nanoseconds wide (at 50% voltage points) sent in groups of four. For any group of Ready pulses, time from the leading edge of one Ready signal to the leading edge of the next Ready signal is 100 \pm 3 nanoseconds. The leading edge of a Ready signal can be used to time data sampling in the external device.

Resume

The Resume signal is sent from the external device to Central Memory showing the 64-bit word of four parcels was received and that the external device is ready for the next word (four parcels). A Resume signal is a pulse 50 \pm 10 nanoseconds wide (at 50% voltage points). The Resume signal must be received at Central Memory no earlier than 230 nanoseconds after the leading edge of the first Ready signal is transmitted.

Disconnect

The Disconnect signal is sent from Central Memory to the external device and indicates the transmission from Central Memory is complete. The Disconnect signal is sent with the last Ready signal \pm 3 nanoseconds. A Disconnect signal is a pulse 50 \pm 3 nanoseconds wide (at 50% voltage points).

16-BIT SYNCHRONOUS CHANNELS

The 16-bit synchronous input channels and output channels are described below.

INPUT CHANNELS

A general view of an input signal sequence is illustrated in table 7-6. The data bits, parity bits, and each signal in the sequence are described following the table.

Table 7-6. 16-bit synchronous input channel signal exchange

Central Memory	Channel	External Equipment
1. Activate channel (set CL and CA).		
2. Resume	→	
3.	←	Data $2^{63} - 2^{48}$ with Ready
4. Resume →	<div> <div>150 ns pulse</div> <div> <div>→</div> <div>←</div> <div>←</div> </div> </div>	
5. Resume →		Data $2^{47} - 2^{32}$, no Ready
6. Resume →		Data $2^{31} - 2^{16}$, no Ready
7.		Data $2^{15} - 2^0$, no Ready
8. Write word to memory; advance current address.		
9. If last word, go to 16.		
10. Resume →	<div> <div>200 ns pulse</div> <div> <div>←</div> <div>→</div> <div>←</div> </div> </div>	
11. Resume →		Data $2^{63} - 2^{48}$, no Ready
12. Resume →		Data $2^{47} - 2^{32}$, no Ready
13. Resume →		Data $2^{31} - 2^{16}$, no Ready
14.	←	Data $2^{15} - 2^0$, no Ready
15. Go to 8.		
16. Wait for Disconnect.	←	If last word, Disconnect.
17. Set interrupt and deactivate channel.		

Data bits 2^0 through 2^{15}

Data bits 2^0 , 2^1 , ..., 2^{15} are signals carrying a 16-bit parcel of data from the external device to Central Memory. The data bits are valid within 5 nanoseconds of each other. Data bit signals must remain unchanged on the lines until the next parcel is sent. Data lines must be stable at the CPU backpanel within 90 nanoseconds after the corresponding Resume signal is transmitted from the CPU backpanel.

Parity bits 0 through 3

Parity bits 0, 1, 2, and 3 are each assigned to a 4-bit group of data bits. Parity bits are set or cleared to give the bit group odd parity. Bit assignments follow:

<u>Parity bit</u>	<u>Data bits</u>
0	$2^0 - 2^3$
1	$2^4 - 2^7$
2	$2^8 - 2^{11}$
3	$2^{12} - 2^{15}$

Parity bits are sent from the external device to Central Memory at the same time as data bits and are held stable in the same way as data bits.

Ready

The Ready signal is sent from the external device to Central Memory and is a block ready in response to the first Resume signal of a block. A Ready signal is a pulse 50 \pm 10 nanoseconds wide (at 50% voltage points). A Ready signal occurs within 5 nanoseconds of the leading edge of the first parcel of data bits.

Resume

A Resume signal sent from Central Memory to the external device initiates the synchronous data transfer and times the sending of data at Central Memory. The first Resume signal is 50 \pm 3 nanoseconds wide (at 50% voltage points). Following the first Resume signal, which awaits a Ready response, the signal is sent in one group of three Resume signals (150 \pm 7 ns) followed by as many groups of four Resume signals (200 \pm 9 ns) as required to complete the block transfer.

Disconnect

A Disconnect signal sent from the external device to Central Memory indicates transmission from the external device is complete. A Disconnect signal is sent with parcel 2 of the last data word or at any

later time. A Disconnect signal is a pulse 50 \pm 10 nanoseconds wide (at 50% voltage points).

Block length restrictions

The input channel has no restrictions on block length. The disk controller is the only device connected to this type of channel and has rigid restrictions on its block lengths. Input transmissions are limited to 1, or 4, or 512 64-bit words.

Clock

A Clock signal is supplied over a separate cable (one per disk control unit cabinet) to the external device from Central Memory. This Clock signal synchronizes signals at the external device interface connector.

OUTPUT CHANNELS

A general view of an output signal sequence is illustrated in table 7-7. The data bits, parity bits, and each signal in the sequence are described below.

Data bits 2^0 through 2^{15}

Data bits 2^0 , 2^1 , ..., 2^{15} are signals carrying a 16-bit parcel of data from Central Memory to the external device. The data bits are sent with the leading edge of the Ready pulse \pm 5 nanoseconds. Data bit signals remain unchanged on the lines until the next parcel is sent.

Parity bits 0 through 3

Parity bits 0, 1, 2, and 3 are each assigned to a 4-bit group of data bits. Parity bits are set or cleared to give the bit group odd parity. Bit assignments follow:

<u>Parity bit</u>	<u>Data bits</u>
0	$2^0 - 2^3$
1	$2^4 - 2^7$
2	$2^8 - 2^{11}$
3	$2^{12} - 2^{15}$

Parity bits are sent from Central Memory to the external device at the same time as the data bits and are held stable in the same way as the data bits.

Table 7-7. 16-bit synchronous output channel signal exchange

Central Memory	Channel	External Equipment
1. Activate channel (set CL and CA).		
2. Read word from memory and advance current address.		
3. Data $2^{63} - 2^{48}$ with Ready (with Disconnect if last word)	→	
4.	←	Resume
5. Data $2^{47} - 2^{32}$ with Ready	→	150 ns Ready pulse
6. Data $2^{31} - 2^{16}$ with Ready	→	
7. Data $2^{15} - 2^0$ with Ready	→	
8. If (CA) = (CL), go to 15.		
9. Read word from memory and advance current address.		
10. Data $2^{63} - 2^{48}$ with Ready (with Disconnect if (CA) = (CL))	→	200 ns Ready pulse
11. Data $2^{47} - 2^{32}$	→	
12. Data $2^{31} - 2^{16}$	→	
13. Data $2^{15} - 2^0$	→	
14. If (CA) ≠ (CL), go to 9.		
15. Set interrupt and deactivate channel.		

Channel Master Clear

The Channel Master Clear is programmed (see description of Programmed Master Clear later in this section) or results from a Clear I/O signal. The programmed Master Clear is a static signal sent from Central Memory to an external device. The Master Clear signal is used by the external device for control purposes or it is ignored.

Ready

The Ready signal is sent from Central Memory to the external device to indicate valid data. The first Ready signal is a pulse 50 ± 3 nanoseconds wide (at 50% voltage points). Following the first Ready signal, which awaits a Resume response, the signal is sent in one group of three Ready signals (150 ± 7 nanoseconds) followed by as many groups of four Ready signals (200 ± 9 nanoseconds) as required to complete the block transfer.

Resume

The Resume signal is sent from the external device to Central Memory in response to the first Ready signal. A Resume signal is a pulse 50 ± 10 nanoseconds wide (at 50% voltage points).

Disconnect

The Disconnect signal is sent from Central Memory to the external device and indicates transmission from Central Memory is complete. The Disconnect signal is sent with parcel 0 of the last 64-bit data word. A Disconnect signal is a pulse 50 ± 3 nanoseconds wide (at 50% voltage points).

Block length restrictions

The output channel has no restrictions on block length. The disk controller, which is the only device connected to this type of channel, has rigid restrictions on its block lengths. Output transmissions are limited to 1 or 512 64-bit words.

Clock

A Clock signal is supplied over a separate cable (one per disk control unit cabinet) to the external device from Central Memory. This Clock signal synchronizes signals at the external device interface connector.

PROGRAMMED MASTER CLEAR TO EXTERNAL DEVICE

The CPU contains a mechanism for sending a Master Clear signal to an external device. The Master Clear is sent by either the input channel or the output channel as:

- Asynchronous channels - Master Clear sent on input channel
- High-speed asynchronous channels - Master Clear sent on output channel
- Synchronous channels - Master Clear sent on output channel

SEQUENCE FOR ASYNCHRONOUS CHANNELS

The external Master Clear sequence for 16-bit asynchronous channels is as follows:

1. 0012 jk Clear output channel to ensure CPU activity on the channel pair has stopped.
2. 0012 jk Clear input channel to ensure external activity on the channel pair has stopped.
3. 0011 jk Set input channel limit to an arbitrary value.
4. 0010 jk Set input channel current address equal to the same value. Instruction 0010 jk initiates the Master Clear signal.
5. 0012 jk Clear input channel. Instruction 0012 jk stops the input channel activity just initiated.
6. Delay 1 Device dependent. Delay 1 determines the duration of the Master Clear signal.
7. 0011 jk Set input channel limit. This value can be the same value as used in steps 3 and 4 and turns off the Master Clear signal.
8. Delay 2 Device dependent. Delay 2 allows time for initialization activities in the attached device to complete.

For Cray Research, Inc., front-end interfaces, delays 1 and 2 should each be a minimum of 80 CPs.

SEQUENCE FOR HIGH-SPEED ASYNCHRONOUS AND SYNCHRONOUS CHANNELS

The external Master Clear sequence for high-speed asynchronous and synchronous channels is as follows:

1. 0012jk Clear output channel interrupt to ensure CPU activity on the channel pair has stopped.
2. 0012jk Clear input channel interrupt to ensure external activity on the channel pair has stopped.
3. 0011jk Set output channel limit to an arbitrary value.
4. 0010jk Set output channel current address equal to the same value. Instruction 0010jk initiates the Master Clear signal.
5. 0012jk Clear output channel. Instruction 0012jk stops the output channel activity just initiated.
6. Delay 1 Device dependent. Delay 1 determines the duration of the Master Clear signal.
7. 0011jk Set output channel limit. This value can be the same value as used in steps 3 and 4 and turns off the Master Clear signal.
8. Delay 2 Device dependent. Delay 2 allows time for initialization activities in the attached device to complete.
9. Read disk subsystem status (high-speed synchronous channel only). A subsystem status should be taken and discarded to remove any false status left by the Master Clear sequence.

For the synchronous channel, delay 1 should be a minimum of 1 CP and delay 2 should be a minimum of 20 CPs.

MEMORY ACCESS

Each of the four channel groups is assigned a time slot (figure 7-2) that is scanned once every 4 CPs for a memory request. The lowest numbered channel in the group has the highest priority. A memory request, accepted or rejected, causes the requesting channel to miss the next time slot. Therefore, any given channel requests a memory reference only once every 8 CPs. However, another channel in the same group as a channel that has just made a memory request causes a memory request 4 CPs later. During the next 3 CPs, the scanner allows requests from the other three channel groups. Therefore, it is possible to have an I/O memory request every CP.




Figure 7-2. Channel I/O control

I/O LOCKOUT

An I/O memory request is locked out by a transfer using the B, T, or V registers. Multiple transfers of these types cannot issue without allowing one waiting I/O reference to complete. The maximum duration of a lockout caused by these types of transfers is one block length.

Exchange sequences and instruction fetch sequences can also cause lockouts.

MEMORY BANK CONFLICTS

Memory bank conflicts are tested for CPU scalar references and I/O memory references. All other memory references (block transfers, exchange sequences, instruction fetch sequences) delay issue until all memory banks are quiet. When a block transfer, exchange sequence, or instruction fetch sequence has issued, all other memory references are locked out.

Each memory bank can accept a new request every 4 CPs. To test for a memory bank conflict, the 4 low-order bits[†] of the memory address move through three registers staying 1 CP in each register. The first register is rank A, the second is rank B, and the third is rank C. In the fourth CP, the address is placed in the memory address register.

I/O MEMORY CONFLICTS

Before testing for a memory bank conflict, a check is made to ensure no block transfer, exchange sequence, or instruction fetch sequence is in progress and no address or scalar instruction requiring a memory reference is in its second CP of execution. If any of these conditions exists, the I/O request is blocked and is resubmitted 8 CPs later. The 4 low-order address bits[†] of an I/O reference are tested against address bits in ranks A, B, and C. Coincidence with rank A, B, or C disallows the I/O request. These ranks can be holding previous scalar or I/O memory requests. A disallowed I/O request must wait 8 CPs before it can request again.

[†] 3 bits for 8-bank phasing; refer to section 4 of this publication.

I/O MEMORY REQUEST CONDITIONS

The following conditions must be present for an I/O memory request to be processed:

- I/O request
- No coincidence in rank A, B, or C
- No address or scalar instruction requiring a memory reference in CP 2 of execution
- No fetch request
- No block transfer instructions 034 through 037 (between memory and B or T registers) or block transfer instructions 176, or 177 (between memory and V registers) in process
- No exchange sequence
- No instruction 033 request for channel status information (not a memory conflict)

I/O MEMORY ADDRESSING

All I/O memory references are absolute. CA and CL registers are 22 bits, allowing I/O access to all of memory. Setting of the CA and CL registers is limited to monitor mode. I/O memory reference addresses are not checked for range errors.

* 3 bits for 8-bank phasing; refer to section 4 of this publication.

INSTRUCTION FORMAT

Each instruction used in a CRAY-1 S computer is either a 1-parcel (16-bit) instruction or a 2-parcel (32-bit) instruction. Instructions are packed four parcels per word. Parcels in a word are numbered 0 through 3 from left to right and can be addressed in branch instructions. A 2-parcel instruction begins in any parcel of a word and can span a word boundary. For example, a 2-parcel instruction beginning in the fourth parcel of a word ends in the first parcel of the next word. No padding to word boundaries is required. Figure 8-1 illustrates the general form of instructions.




Figure 8-1. General form for instructions

Four variations of this general format use the fields differently; two forms are 1-parcel formats and two are 2-parcel formats. The formats of these four variations are described below.

1-PARCEL INSTRUCTION FORMAT WITH DISCRETE *j* AND *k* FIELDS

The most common of the 1-parcel instruction formats uses the *i*, *j*, and *k* fields as individual designators for operand and result registers (see figure 8-2). The *g* and *h* fields define the operation code. The *i* field designates a result register and the *j* and *k* fields designate operand registers. Some instructions ignore one or more of the *i*, *j*, and *k* fields. The following types of instructions use this format.

- Arithmetic
- Logical
- Double shift
- Floating-point constant




Figure 8-2. 1-parcel instruction format with discrete j and k fields

1-PARCEL INSTRUCTION FORMAT WITH COMBINED j AND k FIELDS

Some 1-parcel instructions use the j and k fields as a combined 6-bit field (see figure 8-3). The g and h fields contain the operation code, and the i field is generally a destination register identifier. The combined j and k fields generally contain a constant or a B or T register designator. The branch instruction 005 and the following types of instructions use the 1-parcel instruction format with combined j and k fields.

- Constant
- B and T register block memory transfer
- B and T register data transfer
- Single shift
- Mask




Figure 8-3. 1-parcel instruction format with combined j and k fields

2-PARCEL INSTRUCTION FORMAT WITH COMBINED j , k , AND m FIELDS

The instruction type for a 22-bit immediate constant uses the combined j , k , and m fields to hold the constant. The 7-bit gh field contains an operation code, and the 3-bit i field designates a result register. The instruction type using this format transfers the 22-bit jkm constant to an A or S register.

The instruction type used for scalar memory transfers also requires a 22-bit ijk field for an address displacement. This instruction type uses the 4-bit g field for an operation code, the 3-bit h field to designate an address index register, and the 3-bit i field to designate a source or result register. (See subsection on special register values.)

Figure 8-4 shows the two general applications for the 2-parcel instruction format with combined j , k , and m fields.




Figure 8-4. 2-parcel instruction format with combined j , k , and m fields

2-PARCEL INSTRUCTION FORMAT WITH COMBINED i , j , k , AND m FIELDS

The 2-parcel branch instruction type uses the combined i , j , k , and m fields to contain a 24-bit address that allows branching to an instruction parcel (see figure 8-5). A 7-bit operation code (gh) is followed by an ijk field. The high-order bit of the i field is unused.

when the previous instruction issues. An instruction in the CIP register issues when conditions in the functional units and registers are such that functions required for execution can be performed without conflicting with a previously issued instruction. Instruction parcels issue out of the CIP register at a maximum rate of one per clock period. Once an instruction is delivered to the CIP register, that instruction must be completed in a fixed time frame following its final clock period in the CIP register. No delays are allowed from issue to delivery of data to the destination operating registers, except for scalar memory access instructions (10*h* and 12*h*).

Entry to the NIP register is blocked for the second parcel of a 2-parcel instruction. Instead, the parcel is delivered to the Lower Instruction Parcel (LIP) register. The blank NIP for the second parcel is issued as a do-nothing instruction when it reaches the CIP register.

When special register values (A0 or S0) are selected by an instruction for A*h*, A*j*, A*k*, S*j*, or S*k*, the normal "hold issue until operand ready" conditions do not apply. These values are always immediately available.

INSTRUCTION DESCRIPTIONS

This section contains detailed information about individual instructions or groups of related instructions. Each instruction begins with boxed information consisting of the Cray Assembler Language (CAL) syntax format, a brief description of each instruction, and the octal code sequence defined by the *gh* fields. The appearance of an *m* in a format designates an instruction consisting of two parcels. An *x* in the format signifies the field containing the *x* is ignored during instruction execution on the CRAY-1 S Series of Computer Systems.

Following the boxed information is a more detailed description of the instruction or instructions, including a list of hold issue conditions, execution time, and special cases. Hold issue conditions refer to those conditions delaying issue of an instruction until conditions are met.

Instruction issue time assumes that if an instruction issues at clock period *n* (CP *n*), the next instruction issues at CP *n* + issue time (preceding instruction issued) if its own issue conditions have been met.

The following special characters can appear in the operand field description of the symbolic machine instructions and are used by the assembler in determining the operation to be performed.

- + Arithmetic sum of adjoining registers
- Arithmetic difference of adjoining registers
- * Arithmetic product of adjoining registers
- / Division or reciprocal

- # Use ones complement
- > Shift value or form mask from left to right
- < Shift value or form mask from right to left
- & Logical product of adjoining registers
- ! Logical sum of adjoining registers
- \ Logical difference of adjoining registers

In some instructions, register designators are prefixed by the following letters, which have special meaning to the assembler.

- F Floating-point operation
- H Half-precision operation
- R Rounded operation
- I Reciprocal iteration
- P Population count
- Q Population count parity
- Z Leading zero count

INSTRUCTION 000

CAL Syntax	Description	Octal Code
ERR	Error exit	000000
ERR <i>exp</i> [†]	Programmer coded error exit	000 <i>ijk</i>

Instruction 000 is treated as an error condition and an exchange sequence occurs. Content of the instruction buffers is voided by the exchange sequence. Instruction 000 halts execution of an incorrectly coded program branching into an unused area of memory (if memory was backgrounded with zeros) or into a data area (if the data is positive integers, right-justified ASCII, or floating-point zero). If monitor mode is not in effect, the Error Exit flag in the F register is set. All instructions issued before this instruction run to completion. When results of previously issued instructions arrive at the operating registers, an exchange occurs to the Exchange Package designated by contents of the XA register. The program address stored in the exchange sequence is the contents of the P register advanced by one count, that is, the address of the instruction following the error exit instruction.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process

EXECUTION TIME: Instruction issue, 50 CPs for 16 banks or 54 CPs for 8 banks; this time includes an exchange sequence (36 CPs) and an instruction fetch operation (14 CPs for 16-bank phasing and 18 CPs for 8-bank phasing).

SPECIAL CASES: Inhibit instruction issue.
Begin exchange sequence.

[†] Special CAL syntax form

INSTRUCTIONS 0010 - 0013

CAL Syntax	Description	Octal Code
CA, A_j A_k	Set the Current Address (CA) register for the channel indicated by (A_j) to (A_k) and activate the channel	0010 j k
CL, A_j A_k	Set the Limit Address (CL) register for the channel indicated by (A_j) to (A_k)	0011 j k
CI, A_j	Clear the interrupt flag and error flag for the channel indicated by (A_j)	0012 j x
XA A_j	Enter the XA register with (A_j)	0013 j x

Instructions 0010 through 0013 are privileged to monitor mode and provide operations useful to the operating system. Functions are selected through the i designator. Instructions are treated as pass instructions if the monitor mode bit is not set.

When the i designator is 0, 1, or 2, the instruction controls operation of the I/O channels. Each channel has two registers directing the channel activity. The CA register for a channel contains the address of the current channel word. The CL register specifies the limit address. In programming the channel, the CL register is initialized first and then CA sets, activating the channel. As transfer continues, CA is incremented toward CL. When (CA) is equal to (CL), transfer is complete for words at initial (CA) through (CL)-1. When the j designator is 0 or when the content of A_j is less than 2 or greater than 25, functions are executed as pass instructions. When the k designator is 0, CA or CL is set to 1.

When the i designator is 3, the instruction transmits bits 2^{11} through 2^4 of (A_j) to the XA register. When the j designator is 0, the XA register is cleared.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 S_i , A_j , or A_k reserved (except S0 and A0)

EXECUTION TIME: Instruction issue, 1 CP

INSTRUCTIONS 0010 - 0013 (continued)

SPECIAL CASES:

If the program is not in monitor mode, the instruction becomes a no-op although all hold issue conditions remain in effect.

For instructions 0010, 0011, and 0012:

If $j = 0$, instruction is a no-op even in monitor mode.

If (A_j) is less than 2 or (A_j) is greater than or equal to $3l_8$, the instruction is a no-op.

If $k = 0$, CA or CL is set to 1.

For instruction 0013:

If $j = 0$, XA register is cleared.

For instruction 0012:

Correct priority interrupting channel number can be read (via instruction 033) 2 CPs after issue of instruction 0012.

INSTRUCTION 0014

CAL Syntax	Description	Octal Code
RT S_j	Enter the Real-time Clock register with (S_j)	0014 j 0
PCI S_j	Enter Interrupt Interval (II) register with (S_j)	0014 j 4
CCI	Clear the programmable clock interrupt request	0014 x 5
ECI	Enable programmable clock interrupt request	0014 x 6
DCI	Disable programmable clock interrupt request	0014 x 7

Instruction 0014 performs specialized functions for managing real-time and programmable clocks and is privileged to monitor mode. The instruction is treated as a pass instruction if the monitor mode bit is not set.

When the k designator is 0, the instruction loads the contents of the S_j register into the RTC register. When the j designator is 0, the RTC register is cleared.

When the k designator is 4, the instruction loads the low-order 32 bits from the S_j register into both the II register and ICD counter. When the j designator is 0, the II register and the ICD counter are cleared.

When the k designator is 5, the instruction clears the programmable clock interrupt request if the request was previously set by an interrupt countdown to 0.

When the k designator is 6, the instruction enables repeated programmable clock interrupt requests at a repetition rate determined by the value stored in the II register.

When the k designator is 7, the instruction disables repeated programmable clock interrupt requests until an instruction 0014 x 6 is executed to enable requests.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 S_j , A_j , or A_k reserved

INSTRUCTION 0014 (continued)

EXECUTION TIME: Instruction issue, 1 CP

SPECIAL CASES: If the program is not in monitor mode, these instructions become no-ops but all hold issue conditions remain in effect.

For instructions 0014 j 0 and 0014 j 4, if $j = 0$,
(S j) = 0.

Instructions 0015, 0016, 0017 are not implemented in the CRAY-1 S hardware but they act as no-op instructions. There is no CAL syntax for them.

INSTRUCTION 0020

CAL Syntax	Description	Octal Code
VL Ak	Transmit (Ak) to VL register	0020xk
VL 1 [†]	Transmit 1 to VL register	0020x0

Instruction 0020 enters the VL register with a value determined by the contents of Ak. The low-order 7 bits of (Ak) are entered into the VL register. The number of operations performed in a vector instruction is determined by first subtracting 1 from the contents of the VL register and then adding 1 to the low-order 6 bits of the result.

For example:

If (VL)=100₈ then 100₈ - 1 = 77₈
 and 77₈ + 1 = 100₈

If (VL)=0 then 0 - 1 = 177₈
 and 77₈ + 1 = 100₈

Thus, the number of vector operations is 64 when the content of the VL register is 0 or 64.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 Ak reserved (except A0)

EXECUTION TIME: Instruction issue, 1 CP
 VL register ready, 1 CP

SPECIAL CASES: Maximum vector length is 64.
 (Ak) = 1 if k = 0.
 When (VL) modulo 64 is 0, then the number of
 operations performed is 64.

[†] Special CAL syntax form

INSTRUCTIONS 0021 - 0022

CAL Syntax	Description	Octal Code
EFI	Enable interrupt on floating-point error	0021xx
DFI	Disable interrupt on floating-point error	0022xx

Instruction 0021 sets the Floating-point Mode flag and instruction 0022 clears the Floating-point Mode flag in the M register.

When set, the Floating-point Mode flag enables interrupts on floating-point range errors as described in section 6.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
Ak reserved (except A0)

EXECUTION TIME: Instruction issue, 1 CP

SPECIAL CASES: Instructions 0023, 0024, 0025, 0026, and 0027 are not implemented but act as no-ops. There is no CAL syntax for them.

CAUTION

The operating system has status bits reflecting whether interrupts on floating-point range errors are enabled or disabled. Such software status bits need to be modified to agree with the Floating-point Mode flag.

INSTRUCTION 003

CAL Syntax	Description	Octal Code
VM S_j	Transmit (S_j) to VM register	003 xjx
VM 0^{\dagger}	Clear VM register	003 $x0x$

Instruction 003 enters the VM register with the contents of S_j . The VM register is cleared if the j designator is 0. Instruction 003 is used in conjunction with the vector merge instructions (146 and 147) where an operation is performed depending on the contents of the VM register.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 S_j reserved (except S_0)
 Instruction 003 in process, unit busy 3 CPs
 Instruction 14 x in process, unit busy (VL) + 4 CPs
 Instruction 175 in process, unit busy (VL) + 4 CPs

EXECUTION TIME: Instruction issue, 1 CP
 VM ready in 3 CPs except for use in
 instruction 073
 VM ready in 6 CPs for instruction 073

SPECIAL CASES: (S_j) = 0 if j = 0.

\dagger Special CAL syntax form

INSTRUCTION 004

CAL Syntax	Description	Octal Code
EX	Normal exit	004xxxx
EX <i>exp</i> [†]	Normal exit, programmer encoded	004ijk

Instruction 004 causes an exchange sequence which voids the contents of the instruction buffers. If monitor mode is not in effect, the normal exit flag in the F register is set. All instructions issued before this instruction are run to completion. When all results arrive at the operating registers because of previously issued instructions, an exchange sequence occurs to the Exchange Package designated by the contents of the XA register. The program address stored in the Exchange Package is advanced one count from the address of the normal exit instruction. Instruction 004 is used to issue a monitor request from a user program.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Any A, S, or V register reserved

EXECUTION TIME: Instruction issue, 50 CPs for 16 banks or 54 CPs for 8 banks; this time includes an exchange sequence (36 CPs) and an instruction fetch operation (14 CPs for 16 banks, 18 CPs for 8 banks).

SPECIAL CASES: Inhibit instruction issue.
Begin exchange sequence.

[†] Special CAL syntax form

INSTRUCTION 005

CAL Syntax	Description	Octal Code
J Bjk	Branch to (Bjk)	005xjk

Instruction 005 sets the P register to the 24-bit parcel address specified by the contents of Bjk causing execution to continue at that address. Instruction 005 can be used to return from a subroutine.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
Memory busy (hold memory can extend hold issue)
if parcel 2 or branch destination is out of
buffer or out of range.

EXECUTION TIME: Instruction issue:
Instruction parcel and following parcel both in
same buffer and branch address in a buffer; 7
CPs for 16 banks and 8 banks.

Instruction parcel and following parcel both in
same buffer and branch address not in a buffer;
16 CPs for 16 banks, 20 CPs for 8 banks.

Instruction parcel and following parcel in
different buffers and branch address in a
buffer; 7 CPs for 16 banks and 8 banks.

Instruction parcel and following parcel in
different buffers and branch address not in a
buffer; 16 CPs for 16 banks, 20 CPs for 8 banks.

Parcel following instruction parcel not in a
buffer and branch address in a buffer; 16 CPs
for 16 banks, 20 CPs for 8 banks.

Parcel following instruction parcel not in a
buffer and branch address not in buffer; 25 CPs
for 16 banks, 33 CPs for 8 banks.

SPECIAL CASES: This instruction executes as if it were a
2-parcel instruction. Even though the parcel
following the first parcel of instruction 005 is
not used, it can cause a delay of instruction 005
if it is out of buffer. See execution times
above.

INSTRUCTION 006

CAL Syntax	Description	Octal Code
J <i>exp</i> Branch to <i>ijkm</i>		006 <i>ijkm</i>

The 2-parcel instruction 006 sets the P register to the parcel address specified by the low-order 24 bits of the *ijkm* field. Execution continues at that address. The high-order bit of the *ijkm* field is ignored.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
Memory busy (hold memory can extend hold issue)
if parcel 2 or branch destination is out of
buffer or out of range.

EXECUTION TIME: Instruction issue:
Both parcels of instruction in the same buffer
and branch address in a buffer; 5 CPs for 16
banks and 8 banks.

Both parcels of instruction in the same buffer
and branch address not in a buffer; 14 CPs for
16 banks, 18 CPs for 8 banks.

Both parcels of instruction in different
buffers and branch address in a buffer; 7 CPs
for 16 banks and 8 banks.

Both parcels of instruction in different
buffers and branch address not in a buffer; 16
CPs for 16 banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer
and branch address in a buffer; 16 CPs for 16
banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer
and branch address not in a buffer; 25 CPs for
16 banks, 33 CPs for 8 banks.

SPECIAL CASES: None

INSTRUCTION 007

CAL Syntax	Description	Octal Code
R <i>exp</i>	Return jump to <i>ijk</i> m; set B00 to (P)+ 2	007 <i>ijk</i> m

The 2-parcel instruction 007 sets register B00 to the address of the parcel following the second parcel of the instruction. The P register is then set to the parcel address specified by the low-order 24 bits of the *ijk*m field. Execution continues at that address. The high-order bit of the *ijk*m field is ignored. This instruction provides a return linkage for subroutine calls. The subroutine is entered via a return jump. The subroutine can return to the caller at the instruction following the call by executing a branch to the contents of the B00 register.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
Memory busy (hold memory can extend hold issue)
if parcel 2 or branch destination is out of
buffer or out of range.

EXECUTION TIME: Instruction issue:
Both parcels of instruction in the same buffer
and branch address in a buffer; 5 CPs for 16
banks and 8 banks.

Both parcels of instruction in the same buffer
and branch address not in a buffer; 14 CPs for
16 banks, 18 CPs for 8 banks.

Both parcels of instruction in different
buffers and branch address in a buffer; 7 CPs
for 16 banks and 8 banks.

Both parcels of instruction in different
buffers and branch address not in a buffer; 16
CPs for 16 banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer
and branch address in a buffer; 16 CPs for 16
banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer
and branch address not in a buffer; 25 CPs for
16 banks, 33 CPs for 8 banks.

SPECIAL CASES: None

INSTRUCTIONS 010 - 013

CAL Syntax	Description	Octal Code
JAZ <i>exp</i>	Branch to <i>ijk</i> m if (A0) = 0	010 <i>ijk</i> m
JAN <i>exp</i>	Branch to <i>ijk</i> m if (A0) \neq 0	011 <i>ijk</i> m
JAP <i>exp</i>	Branch to <i>ijk</i> m if (A0) positive, includes (A0) = 0	012 <i>ijk</i> m
JAM <i>exp</i>	Branch to <i>ijk</i> m if (A0) negative	013 <i>ijk</i> m

The 2-parcel instructions 010 through 013 test the contents of A0 for the condition specified by the *h* field. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the *ijk*m field and execution continues at that address. The high-order bit of the *ijk*m field is ignored. If the condition is not satisfied, execution continues with the instruction following the branch instruction.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A0 busy in previous 2 CPs
Memory busy (hold memory can extend hold issue)
if parcel 2 or branch destination is out of range

EXECUTION TIME: Instruction issue for branch taken:
Both parcels of instruction in the same buffer, branch taken, and branch address in a buffer; 5 CPs for 16 banks and 8 banks.

Both parcels of instruction in the same buffer, branch taken, and branch address not in a buffer; 14 CPs for 16 banks, 18 CPs for 8 banks.

Both parcels of instruction in different buffers, branch taken, and branch address in a buffer; 7 CPs for 16 and 8 banks.

INSTRUCTIONS 010 - 013 (continued)

EXECUTION TIME: (continued)

Both parcels of instruction in different buffers, branch taken, and branch address not in a buffer; 16 CPs for 16 banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer, branch taken, and branch address in a buffer; 16 CPs for 16 banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer, branch taken, and branch address not in buffer; 25 CPs for 16 banks, 33 CPs for 8 banks.

Instruction issue for branch not taken:

Both parcels of instruction in the same buffer, branch not taken, and next instruction in same instruction buffer; 2 CPs for 16 banks and 8 banks.

Both parcels of instruction in the same buffer and branch not taken with next instruction in different instruction buffer; 4 CPs for 16 banks and 8 banks.

Both parcels of instruction in the same buffer and branch not taken with next instruction in memory; 14 CPs for 16 banks, 18 CPs for 8 banks.

Both parcels of instruction in different buffers and branch not taken; 4 CPs for 16 banks and 8 banks.

Second parcel of instruction not in a buffer and branch not taken; 13 CPs for 16 banks, 17 CPs for 8 banks.

SPECIAL CASES:

(A0) = 0 is considered a positive condition.

INSTRUCTIONS 014 - 017

CAL Syntax	Description	Octal Code
JSZ <i>exp</i>	Branch to <i>ijkm</i> if (S0) = 0	014 <i>ijkm</i>
JSN <i>exp</i>	Branch to <i>ijkm</i> if (S0) \neq 0	015 <i>ijkm</i>
JSP <i>exp</i>	Branch to <i>ijkm</i> if (S0) positive, includes (S0) = 0	016 <i>ijkm</i>
JSM <i>exp</i>	Branch to <i>ijkm</i> if (S0) negative	017 <i>ijkm</i>

The 2-parcel instructions 014 through 017 test the contents of S0 for the condition specified by the *h* field. If the condition is satisfied, the P register is set to the parcel address specified by the low-order 24 bits of the *ijkm* field and execution continues at that address. The high-order bit of the *ijkm* field is ignored. If the condition is not satisfied, execution continues with the instruction following the branch instruction.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S0 busy in previous 2 CPs
Memory busy (hold memory can extend hold issue)
if parcel 2 or branch destination is out-of-buffer

EXECUTION TIME: Instruction issue for branch taken:
Both parcels of instruction in the same buffer, branch taken, and branch address in a buffer; 5 CPs for 16 banks and 8 banks.

Both parcels of instruction in the same buffer, branch taken, and branch address not in a buffer; 14 CPs for 16 banks, 18 CPs for 8 banks.

Both parcels of instruction in different buffers, branch taken, and branch address in a buffer; 7 CPs for 16 banks and 8 banks.

INSTRUCTIONS 014 - 017 (continued)

EXECUTION TIME:
(continued)

Both parcels of instruction in different buffers, branch taken, and branch address not in a buffer; 16 CPs for 16 banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer, branch taken, and branch address in a buffer; 16 CPs for 16 banks, 20 CPs for 8 banks.

Second parcel of instruction not in a buffer, branch taken, and branch address in a buffer; 25 CPs for 16 banks, 33 CPs for 8 banks.

Instruction issue for branch not taken:

Both parcels of instruction in the same buffer, branch not taken, and next instruction in same instruction buffer; 2 CPs for 16 banks and 8 banks.

Both parcels of instruction in the same buffer and branch not taken with next instruction in different instruction buffer; 4 CPs for 16 banks and 8 banks.

Both parcels of instruction in the same buffer and branch not taken with next instruction in memory; 14 CPs for 16 banks, 18 CPs for 8 banks.

Both parcels of instruction in different buffers and branch not taken; 4 CPs for 16 banks and 8 banks.

Second parcel of instruction not in a buffer and branch not taken; 13 CPs for 16 banks, 17 CPs for 8 banks.

SPECIAL CASES:

(S0) = 0 is considered a positive condition.

INSTRUCTIONS 020 - 021

CAL Syntax	Description	Octal Code
$A_i \text{ exp}$ Transmit jkm to A_i		020 $i jkm$
$A_i \text{ exp}$ Transmit ones complement of jkm to A_i		021 $i jkm$

The 2-parcel instruction 020 enters a 24-bit value into A_i composed of the 22-bit jkm field and 2 high-order bits of 0.

The 2-parcel instruction 021 enters a 24-bit value that is the complement of a value formed by the 22-bit jkm field and 2 high-order bits of 0 into A_i . The complement is formed by changing all 1 bits to 0 and all 0 bits to 1. Thus, for instruction 021, the high-order 2 bits of A_i are set to 1. The instruction provides a means of entering a negative value into A_i . If the instruction is used to enter a negative value, the positive value used in the jkm field must be one smaller than the value of the expected final negative value.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 A register access conflict
 A_i reserved

EXECUTION TIME: Instruction issue:
 Both parcels in same buffer, 2 CPs
 Both parcels in different buffers, 4 CPs
 Second parcel not in a buffer, 13 CPs
 A_i ready, 1 CP

SPECIAL CASES: None

INSTRUCTION 022

CAL Syntax	Description	Octal Code
A_i <i>exp</i>	Transmit jk to A_i	022 ijk

Instruction 022 enters the 6-bit quantity from the jk field into the low-order 6 bits of A_i . The high-order 18 bits of A_i are zeroed. No sign extension occurs.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A register access conflict
 A_i reserved

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 1 CP

SPECIAL CASES: None

INSTRUCTION 023

CAL Syntax	Description	Octal Code
$A_i \ S_j$	Transmit (S_j) to A_i	023 i_jx

Instruction 023 enters the low-order 24 bits of (S_j) into A_i . The high-order bits of (S_j) are ignored.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 A register access conflict
 A_i reserved
 S_j reserved (except S_0)

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 1 CP

SPECIAL CASES: $(S_j) = 0$ if $j = 0$.

INSTRUCTION 024 - 025

CAL Syntax	Description	Octal Code
<i>Ai Bjk</i> 024 <i>ijk</i>	Transmit (<i>Bjk</i>) to <i>Ai</i>	024 <i>ijk</i>
<i>Bjk Ai</i> 025 <i>ijk</i>	Transmit (<i>Ai</i>) to <i>Bjk</i>	025 <i>ijk</i>

Instruction 024 enters the contents of *Bjk* into *Ai*.

Instruction 025 enters the contents of *Ai* into *Bjk*.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A register access conflict (instruction 024 only)
Ai reserved

EXECUTION TIME: For instruction 024, *Ai* ready, 1 CP
Instruction issue for instruction 024 or 025, 1 CP

SPECIAL CASES: None

INSTRUCTION 026

CAL Syntax	Description	Octal Code
A_i PS j	Population count of (S_j) to A_i	026 i j 0
A_i QS j	Population count parity of (S_j) to A_i	026 i j 1

Instruction 026 is executed in the Population/Leading Zero functional unit.

Instruction 026 i j 0 counts the number of bits set to 1 in (S_j) and enters the result into the low-order 7 bits of A_i . The high-order 17 bits of A_i are zeroed.

Instruction 026 i j 1 counts the number of bits set to 1 in (S_j). Then, the low-order bit, showing the odd/even state of the result is transferred to the low-order bit position of the A_i register. The high-order 23 bits are cleared. The actual population count is not transferred.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A register access conflict
 A_i reserved
 S_j reserved (except S0)

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 4 CPs

SPECIAL CASES: (A_i) = 0 if j = 0.

INSTRUCTION 027

CAL Syntax	Description	Octal Code
$A_i \text{ ZS}_j$	Leading zero count of (S_j) to A_i	$027i_jx$

Instruction 027 is executed in the Population/Leading Zero functional unit.

Instruction 027 counts the number of leading zeros in S_j and enters the result into the low-order 7 bits of A_i . The high-order 17 bits of A_i are zeroed.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 A register access conflict
 A_i reserved
 S_j reserved (except S_0)

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 3 CPs

SPECIAL CASES: $(A_i) = 64$ if $j = 0$.

INSTRUCTIONS 030 - 031

CAL Syntax	Description	Octal Code
$A_i \ A_j + A_k$	Integer sum of (A_j) and (A_k) to A_i	030ijk
$A_i \ A_k^\dagger$	Transmit (A_k) to A_i	030i0k
$A_i \ A_j + 1^\dagger$	Integer sum of (A_j) and 1 to A_i	030ij0
$A_i \ A_j - A_k$	Integer difference (A_j) less (A_k) to A_i	031ijk
$A_i \ -1^\dagger$	Transmit -1 to A_i	031i00
$A_i \ -A_k^\dagger$	Transmit the negative of (A_k) to A_i	031i0k
$A_i \ A_j - 1^\dagger$	Integer difference (A_j) less 1 to A_i	031ij0

Instructions 030 and 031 are executed in the Address Add functional unit.

Instruction 030 forms the integer sum of (A_j) and (A_k) and enters the result into A_i . No overflow is detected.

Instruction 031 forms the integer difference of (A_j) and (A_k) and enters the result into A_i . No overflow is detected.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A register access conflict
 A_i reserved
 A_j or A_k reserved (except A0)

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 2 CPs

SPECIAL CASES: For instruction 030:
 $(A_i) = (A_k)$ if $j = 0$ and $k \neq 0$.
 $(A_i) = 1$ if $j = 0$ and $k = 0$.
 $(A_i) = (A_j) + 1$ if $j \neq 0$ and $k = 0$.
For instruction 031:
 $(A_i) = -(A_k)$ if $j = 0$ and $k \neq 0$.
 $(A_i) = -1$ if $j = 0$ and $k = 0$.
 $(A_i) = (A_j) - 1$ if $j \neq 0$ and $k = 0$.

\dagger Special CAL syntax form

INSTRUCTION 032

CAL Syntax	Description	Octal Code
$A_i \ A_j * A_k$	Integer product of (A_j) and (A_k) to A_i	032ijk

Instruction 032 is executed in the Address Multiply functional unit.

Instruction 032 forms the integer product of (A_j) and (A_k) and enters the low-order 24 bits of the result into A_i . No overflow is detected.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 A register access conflict
 A_i reserved
 A_j or A_k reserved (except A0)

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 6 CPs

SPECIAL CASES: $(A_i) = 0$ if $j = 0$.
 $(A_k) = 1$ if $k = 0$.
 Thus: $(A_i) = (A_j)$ if $j \neq 0$ and $k = 0$.

INSTRUCTION 033

CAL Syntax	Description	Octal Code
A_i CI	Channel number of highest priority interrupt request to A_i	033 <i>i</i> 0 <i>x</i>
A_i CA, A_j	Current address of channel (A_j) to A_i	033 <i>i</i> j 0
A_i CE, A_j	Error flag of channel (A_j) to A_i	033 <i>i</i> j 1

Instruction 033 enters channel status information into A_i . The j and k designators and contents of A_j define the desired information.

The channel number of the highest priority interrupt request is entered into A_i when the j designator is 0. The contents of A_j specify a channel number when the j designator is nonzero. The value of the Current Address (CA) register for the channel is entered into A_i when the k designator is 0. The error flag for the channel is entered into the low-order bit of A_i when the k designator is 1. High-order bits of A_i are cleared. The error flag is cleared only in monitor mode using instruction 0012.

Instruction 033 does not interfere with channel operation.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A register access conflict
 A_i reserved
 A_j reserved (except A0)

EXECUTION TIME: Instruction issue, 1 CP
 A_i ready, 4 CPs

SPECIAL CASES: (A_i) = highest priority channel causing interrupt if (A_j) = 0.

(A_i) = current address of channel (A_j) if (A_j) \neq 0 and k = 0.

(A_i) = I/O error flag of channel (A_j) if (A_j) \neq 0 and k = 1.

(A_i) = 0 if (A_j) = 1.

2 CPs must elapse after an instruction 0012*j**x* issues before issuing an instruction 033*i*0*x*.

INSTRUCTIONS 034 - 037

CAL Syntax	Description	Octal Code
$Bjk, Ai, A0$	Block transfer (Ai) words from memory starting at address ($A0$) to B registers starting at register jk	$034ijk$
$Bjk, Ai, 0, A0^{\dagger}$	Block transfer (Ai) words from memory starting at address ($A0$) to B registers starting at register jk	$034ijk$
$, A0 Bjk, Ai$	Block transfer (Ai) words from B registers starting at register jk to memory starting at address ($A0$)	$035ijk$
$0, A0 Bjk, Ai^{\dagger}$	Block transfer (Ai) words from B registers starting at register jk to memory starting at address ($A0$)	$035ijk$
$Tjk, Ai, A0$	Block transfer (Ai) words from memory starting at address ($A0$) to T registers starting at register jk	$036ijk$
$Tjk, Ai, 0, A0^{\dagger}$	Block transfer (Ai) words from memory starting at address ($A0$) to T registers starting at register jk	$036ijk$
$, A0 Tjk, Ai$	Block transfer (Ai) words from T registers starting at register jk to memory starting at address ($A0$)	$037ijk$
$0, A0 Tjk, Ai^{\dagger}$	Block transfer (Ai) words from T registers starting at register jk to memory starting at address ($A0$)	$037ijk$

Instructions 034 through 037 perform block transfers between memory and B or T registers.

In all the instructions, the amount of data transferred is specified by the low-order 7 bits of (Ai). See special cases for details.

The first register involved in the transfer is specified by jk . Successive transfers involve successive B or T registers until B77 or T77 is reached. Since processing of the registers is circular, B00 is processed after B77 and T00 is processed after T77 if the count in (Ai) is not exhausted.

\dagger Special CAL syntax form

INSTRUCTIONS 034 - 037 (continued)

The first memory location referenced by the transfer instruction is specified by (A0). The A0 register contents are not altered by execution of the instruction. Memory references are incremented by 1 for successive transfers.

For transfers of B registers to memory, each 24-bit value is right adjusted in the word, high-order 40 bits are zeroed. When transferring from memory to B registers, only low-order 24 bits are transmitted; high-order 40 bits are ignored.

HOLD ISSUE CONDITIONS: A0 through A7 reserved (instructions 034 and 036)
A0 A_i , or S0 through S7 reserved (instructions 035 and 037)
Block sequence flag set (instructions 034 through 037, 176, and 177)
Instructions 034 through 037 in process
Exchange in process
Scalar reference in CP 2
Rank B data valid
Fetch request in previous CP
I/O memory request

EXECUTION TIME: For instructions 034 and 036:
Instruction issue, 14 CPs + (A_i) if (A_i) \neq 0;
5 CPs if (A_i) = 0.

For instructions 035 and 037:
Instruction issue, 6 CPs + (A_i) if (A_i) \neq 0;
7 CPs if (A_i) = 0.

SPECIAL CASES: Block all issues when in process.

Block all I/O references.

(A_i) = 0 causes a zero-block transfer.

(A_i) in the range greater than 100₈ and less than 200₈ causes a wrap-around condition.

If (A_i) is greater than 177₈, bits 2⁷ through 2²³ are truncated. The block length is equal to the value of 2⁰ through 2⁶.

INSTRUCTIONS 040 - 041

CAL Syntax	Description	Octal Code
<i>Si exp</i> Transmit <i>jkm</i> to <i>Si</i>		040 <i>ijkm</i>
<i>Si exp</i> Transmit complement of <i>jkm</i> to <i>Si</i>		041 <i>ijkm</i>

The 2-parcel instructions 040 and 041 enter immediate values into an S register.

Instruction 040 enters a 64-bit value composed of the 22-bit *jkm* field and 42 high-order bits of 0 into *Si*.

Instruction 041 enters a 64-bit value that is the complement of a value formed by the 22-bit *jkm* field and 42 high-order bits of 0 into *Si*. The complement is formed by changing all 1 bits to 0 and all 0 bits to 1. Thus, for instruction 041, the high-order 42 bits of *Si* are set to 1s. The instruction provides for entering a negative value into *Si*. Since the register value is the ones complement of *jkm*, to get the twos complement *jkm* should be 0 to get -1, 1 to get -2, 3 to get -4, etc.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
Si reserved

EXECUTION TIME: Instruction issue:
Both parcels in same buffer, 2 CPs
Both parcels in different buffers, 4 CPs
Second parcel not in a buffer, 13 CPs
Si ready, 1 CP

SPECIAL CASES: None

INSTRUCTIONS 042 - 043

CAL Syntax	Description	Octal Code
$S_i <exp$	Form $exp = 64-jk$ bits of ones mask in S_i from right	$042ijk$
$S_i \#>exp^{\dagger}$	Form $exp = jk$ bits of zeros mask in S_i from left	$042ijk$
$S_i 1^{\dagger}$	Enter 1 into S_i	$042i77$
$S_i -1^{\dagger}$	Enter -1 into S_i	$042i00$
$S_i >exp$	Form $exp = jk$ bits of ones mask in S_i from left	$043ijk$
$S_i \#<exp^{\dagger}$	Form $exp = 64-jk$ bits of zeros mask in S_i from left	$043ijk$
$S_i 0^{\dagger}$	Clear S_i	$043i00$

Instructions 042 and 043 are executed in the Scalar Logical functional unit.

Instruction 042 generates a mask of $64-jk$ ones from right to left in S_i . For example, if $jk = 0$, S_i contains all 1 bits (integer value = -1); and if $jk = 77_8$, S_i contains zeros in all but the low-order bit (integer value = 1).

Instruction 043 generates a mask of jk ones from left to right in S_i . For example, if $jk = 0$, S_i contains all 0 bits (integer value = 0); and if $jk = 77_8$, S_i contains ones in all but the low-order bit (integer value = -2).

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
 S_i reserved

EXECUTION TIME: Instruction issue, 1 CP
 S_i ready, 1 CP

SPECIAL CASES: None

\dagger Special CAL syntax form

INSTRUCTIONS 044 - 051

CAL Syntax	Description	Octal Code
$S_i \ S_j \& S_k$	Logical product of (S_j) and (S_k) to S_i	044ijk
$S_i \ S_j \& SB^{\dagger}$	Sign bit of (S_j) to S_i	044ij0
$S_i \ SB \& S_j^{\dagger}$	Sign bit of (S_j) to S_i ($j \neq 0$)	044ij0
$S_i \ \#S_k \& S_j$	Logical product of (S_j) and complement of (S_k) to S_i	045ijk
$S_i \ \#SB \& S_j^{\dagger}$	(S_j) with sign bit cleared to S_i	045ij0
$S_i \ S_j \setminus S_k$	Logical difference of (S_j) and (S_k) to S_i	046ijk
$S_i \ S_j \setminus SB^{\dagger}$	Toggle sign bit of (S_j) , then enter into S_i	046ij0
$S_i \ SB \setminus S_j^{\dagger}$	Toggle sign bit of (S_j) ; then enter into S_i ($j \neq 0$)	046ij0
$S_i \ \#S_j \setminus S_k$	Logical equivalence of (S_k) and (S_j) to S_i	047ijk
$S_i \ \#S_k^{\dagger}$	Transmit ones complement of (S_k) to S_i	047i0k
$S_i \ \#S_j \setminus SB^{\dagger}$	Logical equivalence of (S_j) and sign bit to S_i	047ij0
$S_i \ \#SB \setminus S_j^{\dagger}$	Logical equivalence of (S_j) and sign bit to S_i ($j \neq 0$)	047ij0
$S_i \ \#SB^{\dagger}$	Enter ones complement of sign bit into S_i	047i00
$S_i \ S_j ! S_i \& S_k$	Scalar merge	050ijk
$S_i \ S_j ! S_i \& SB^{\dagger}$	Scalar merge of (S_i) and sign bit of (S_j) to S_i	050ij0
$S_i \ S_j ! S_k$	Logical sum of (S_j) and (S_k) to S_i	051ijk
$S_i \ S_k^{\dagger}$	Transmit (S_k) to S_i	051i0k
$S_i \ S_j ! SB^{\dagger}$	Logical sum of (S_j) and sign bit to S_i	051ij0
$S_i \ SB ! S_j^{\dagger}$	Logical sum of (S_j) and sign bit to S_i ($j \neq 0$)	051ij0
$S_i \ SB^{\dagger}$	Enter sign bit into S_i	051i00

\dagger Special CAL syntax

INSTRUCTIONS 044 - 051 (continued)

Instructions 044 through 051 are executed in the Scalar Logical functional unit.

Instruction 044 forms the logical product (AND) of (S_j) and (S_k) and enters the result into S_i . Bits of S_i are set to 1 when corresponding bits of (S_j) and (S_k) are 1 as in the following example:

$$\begin{array}{rcl} (S_j) & = & 1\ 1\ 0\ 0 \\ (S_k) & = & \underline{1\ 0\ 1\ 0} \\ (S_i) & = & 1\ 0\ 0\ 0 \end{array}$$

(S_j) is transmitted to S_i if the j and k designators have the same nonzero value. S_i is cleared if the j designator is 0. The sign bit of (S_j) is transmitted to S_i if the j designator is nonzero and the k designator is 0.

Instruction 045 forms the logical product (AND) of (S_j) and the complement of (S_k) and enters the result into S_i . Bits of S_i are set to 1 when corresponding bits of (S_j) and the complement of (S_k) are 1 as in the following example where $(S_k') = \text{complement of } (S_k)$:

if $(S_k) = 1\ 0\ 1\ 0$

$$\begin{array}{rcl} (S_j) & = & 1\ 1\ 0\ 0 \\ (S_k') & = & \underline{0\ 1\ 0\ 1} \\ (S_i) & = & 0\ 1\ 0\ 0 \end{array}$$

S_i is cleared if the j and k designators have the same value or if the j designator is 0. (S_j) with the sign bit cleared is transmitted to S_i if the j designator is nonzero and the k designator is 0.

Instruction 046 forms the logical difference (exclusive OR) of (S_j) and (S_k) and enters the result into S_i . Bits of S_i are set to 1 when corresponding bits of (S_j) and (S_k) are different as in the following example:

$$\begin{array}{rcl} (S_j) & = & 1\ 1\ 0\ 0 \\ (S_k) & = & \underline{1\ 0\ 1\ 0} \\ (S_i) & = & 0\ 1\ 1\ 0 \end{array}$$

S_i is cleared if the j and k designators have the same nonzero value. (S_k) is transmitted to S_i if the j designator is 0 and the k designator is nonzero. The sign bit of (S_j) is complemented and the result is transmitted to S_i if the j designator is nonzero and the k designator is 0.

INSTRUCTIONS 044 - 051 (continued)

Instruction 047 forms the logical equivalence of (S_j) and (S_k) and enters the result into S_i . Bits of S_i are set to 1 when corresponding bits of (S_j) and (S_k) are the same as in the following example:

$$\begin{aligned}(S_j) &= 1\ 1\ 0\ 0 \\(S_k) &= \underline{1\ 0\ 1\ 0} \\(S_i) &= 1\ 0\ 0\ 1\end{aligned}$$

S_i is set to all ones if the j and k designators have the same nonzero value. The complement of (S_k) is transmitted to S_i if the j designator is 0 and the k designator is nonzero. All bits except the sign bit of (S_j) are complemented and the result is transmitted to S_i if the j designator is nonzero and the k designator is 0. The result is the complement produced by instruction 046.

Instruction 050 merges the contents of (S_j) with (S_i) depending on the ones mask in S_k . The result is defined by the following Boolean equation where S_k' is the complement of S_k as illustrated:

$$(S_i) = (S_j)(S_k) + (S_i)(S_k')$$

$$\text{if } (S_k) = 1\ 1\ 1\ 1\ 0\ 0\ 0\ 0$$

$$\begin{aligned}(S_k') &= 0\ 0\ 0\ 0\ 1\ 1\ 1\ 1 \\(S_i) &= 1\ 1\ 0\ 0\ 1\ 1\ 0\ 0 \\(S_j) &= \underline{1\ 0\ 1\ 0\ 1\ 0\ 1\ 0} \\(S_i) &= 1\ 0\ 1\ 0\ 1\ 1\ 0\ 0\end{aligned}$$

Instruction 050 is intended for merging portions of 64-bit words into a composite word. Bits of S_i are cleared when the corresponding bits of S_k are 1 if the j designator is 0 and the k designator is nonzero. The sign bit of (S_j) replaces the sign bit of S_i if the j designator is nonzero and the k designator is 0. The sign bit of S_i is cleared if the j and k designators are both 0.

Instruction 051 forms the logical sum (inclusive OR) of (S_j) and (S_k) and enters the result into S_i . Bits of S_i are set when 1 of the corresponding bits of (S_j) and (S_k) is set as in the following example:

$$\begin{aligned}(S_j) &= 1\ 1\ 0\ 0 \\(S_k) &= \underline{1\ 0\ 1\ 0} \\(S_i) &= 1\ 1\ 1\ 0\end{aligned}$$

INSTRUCTIONS 044 - 051 (continued)

(S_j) is transmitted to S_i if the j and k designators have the same nonzero value. (S_k) is transmitted to S_i if the j designator is 0 and the k designator is nonzero. (S_j) with the sign bit set to 1 is transmitted to S_i if the j designator is nonzero and the k designator is 0. A ones mask consisting of only the sign bit is entered into S_i if the j and k designators are both 0.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
 S_i reserved
 S_j or S_k reserved (except S_0)

EXECUTION TIME: Instruction issue, 1 CP
 S_i ready, 1 CP

SPECIAL CASES: $(S_j) = 0$ if $j = 0$.
 $(S_k) = 2^{63}$ if $k = 0$.

INSTRUCTIONS 052 - 055

CAL Syntax	Description	Octal Code
S0 <i>Si</i> < <i>exp</i>	Shift (<i>Si</i>) left <i>exp</i> = <i>jk</i> places to S0	052 <i>ijk</i>
S0 <i>Si</i> > <i>exp</i>	Shift (<i>Si</i>) right <i>exp</i> = 64- <i>jk</i> places to S0	053 <i>ijk</i>
<i>Si</i> <i>Si</i> < <i>exp</i>	Shift (<i>Si</i>) left <i>exp</i> = <i>jk</i> places to <i>Si</i>	054 <i>ijk</i>
<i>Si</i> <i>Si</i> > <i>exp</i>	Shift (<i>Si</i>) right <i>exp</i> = 64- <i>jk</i> places to <i>Si</i>	055 <i>ijk</i>

Instructions 052 through 055 are executed in the Scalar Shift functional unit. They shift values in an S register by an amount specified by *jk*. All shifts are end off with zero fill.

Instruction 052 shifts (*Si*) left *jk* places and enters the result into S0. Shift range is 0 through 63 left.

Instruction 053 shifts (*Si*) right by 64-*jk* places and enters the result into S0. Shift range is 1 through 64 right.

Instruction 054 shifts (*Si*) left *jk* places and enters the result into *Si*. Shift range is 0 through 63 left.

Instruction 055 shifts (*Si*) right by 64-*jk* places and enters the result into *Si*. Shift range is 1 through 64 right.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
Si reserved
S0 reserved (instructions 052 and 053 only)

EXECUTION TIME: Instruction issue, 1 CP
For instructions 052 and 053, S0 ready, 2 CPs
For instructions 054 and 055, *Si* ready, 2 CPs

SPECIAL CASES: None

INSTRUCTIONS 056 - 057

CAL Syntax	Description	Octal Code
$S_i \ S_i, S_j < A_k$	Shift (S_i) and (S_j) left by (A_k) places to S_i	056ijk
$S_i \ S_i, S_j < 1^\dagger$	Shift (S_i) and (S_j) left one place to S_i	056ij0
$S_i \ S_i < A_k^\dagger$	Shift (S_i) left (A_k) places to S_i	056i0k
$S_i \ S_j, S_i > A_k$	Shift (S_j) and (S_i) right by (A_k) places to S_i	057ijk
$S_i \ S_j, S_i > 1^\dagger$	Shift (S_j) and (S_i) right one place to S_i	057ij0
$S_i \ S_i > A_k^\dagger$	Shift (S_i) right (A_k) places to S_i	057i0k

Instructions 056 and 057 are executed in the Scalar Shift functional unit. They shift 128-bit values formed by logically joining two S registers. Shift counts are obtained from register A_k . All shift counts, (A_k) , are considered positive and all 24 bits of (A_k) are used for the shift count. A shift of one place occurs if the k designator is 0. If $j = 0$, the shifts function as if the shifted value was 64 bits instead of 128 bits since the S_j value used is 0.

Shifts are circular if the shift count does not exceed 64 and the i and j designators are equal and nonzero. For instructions 056 and 057, (S_j) is unchanged, provided $i \neq j$. For shifts greater than 64, the shift is end off with zero fill. If $i = j$ and the shift is greater than 64, the shift is the same as if the respective instruction 054 or 055 was used with a shift count 64 less.

Instruction 056 performs left shifts of (S_i) and (S_j) with (S_i) initially the most significant bits of the double register. The high-order 64 bits of the result are transmitted to S_i . S_i is cleared if the shift count exceeds 127. Instruction 056 produces the same result as instruction 054 if the shift count does not exceed 63 and the j designator is 0.

Instruction 057 performs right shifts of (S_j) and (S_i) with (S_j) initially the most significant bits of the double register. The low-order 64 bits of the result are transmitted to S_i . S_i is cleared if the shift count exceeds 127. Instruction 057 produces the same result as instruction 055 if the shift count does not exceed 63 and the j designator is 0.

† Special CAL syntax form

INSTRUCTIONS 056 - 057 (continued)

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
 S_i reserved
 S_j or A_k reserved (except S_0 and A_0)

EXECUTION TIME: Instruction issue, 1 CP
 S_i ready, 3 CPs

SPECIAL CASES: $(S_j) = 0$ if $j = 0$.
 $(A_k) = 1$ if $k = 0$.
Circular shift if $i = j \neq 0$ and (A_k) less than 64.

INSTRUCTIONS 060 - 061

CAL Syntax	Description	Octal Code
$S_i \quad S_j + S_k$	Integer sum of (S_j) and (S_k) to S_i	060ijk
$S_i \quad S_j - S_k$	Integer difference of (S_j) and (S_k) to S_i	061ijk
$S_i \quad -S_k^\dagger$	Transmit negative of (S_k) to S_i	061i0k

Instructions 060 and 061 are executed in the Scalar Add functional unit.

Instruction 060 forms the integer sums of (S_j) and (S_k) and enters the result into S_i . No overflow is detected.

Instruction 061 forms the integer difference of (S_j) and (S_k) and enters the result into S_i . No overflow is detected.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
 S_i reserved
 S_j or S_k reserved (except S0)

EXECUTION TIME: S_i ready, 3 CPs
Instruction issue, 1 CP

SPECIAL CASES: $(S_i) = 2^{63}$ if $j = 0$ and $k = 0$.

For instruction 060:

$(S_i) = (S_k)$ if $j = 0$ and $k \neq 0$.

$(S_i) = (S_j)$ with 2^{63} complemented if $j \neq 0$ and $k = 0$.

For instruction 061:

$(S_i) = -(S_k)$ if $j = 0$ and $k \neq 0$.

$(S_i) = (S_j)$ with 2^{63} complemented if $j \neq 0$ and $k = 0$.

[†] Special CAL syntax form

INSTRUCTIONS 062 - 063

CAL Syntax	Description	Octal Code
$S_i \quad S_j + FSK$	Floating sum of (S_j) and (S_k) to S_i	062ijk
$S_i \quad +FSK^{\dagger}$	Normalize (S_k) to S_i	062i0k
$S_i \quad S_j - FSK$	Floating difference of (S_j) and (S_k) to S_i	063ijk
$S_i \quad -FSK^{\dagger}$	Transmit normalized negative of (S_k) to S_i	063i0k

Instructions 062 and 063 are performed in the Floating-point Add functional unit. Operands are assumed to be in floating-point format. The result is normalized even if the operands are not normalized.

Instruction 062 forms the sum of the floating-point quantities in S_j and S_k and enters the normalized result into S_i .

Instruction 063 forms the difference of the floating-point quantities in S_j and S_k and enters the normalized result into S_i .

Overflow conditions are described in section 6. For floating-point operands with the sign set (=1), zero exponent and zero coefficient are treated as 0 (that is, all 64 bits = 0).^{††}

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 S_i register access conflict
 S_i reserved
 S_j or S_k reserved (except S_0)
Instructions 170 through 173 in process, unit busy (VL) + 4 CPs

EXECUTION TIME: Instruction issue, 1 CP
 S_i ready, 6 CPs

[†] Special CAL syntax form

^{††} Considered a -0; no floating-point unit generates a -0 except the Floating-point Multiply functional unit if one operand is a -0. Normally, -0 occurs in logical manipulations when a sign is attached to a number; that number can be 0.

INSTRUCTIONS 062 - 063 (continued)

SPECIAL CASES:

For instruction 062:

$(Si) = (Sk)$ normalized if (Sk) exponent is valid, $j = 0$ and $k \neq 0$.

$(Si) = (Sj)$ normalized if (Sj) exponent is valid, $j \neq 0$ and $k = 0$.

For instruction 063:

$(Si) = -(Sk)$ normalized if (Sk) exponent is valid, $j = 0$ and $k \neq 0$. Sign of (Si) is opposite that of (Sk) if $(Sk) \neq 0$.

$(Si) = (Sj)$ normalized if (Sj) exponent is valid, $j \neq 0$ and $k = 0$.

INSTRUCTIONS 064 - 067

CAL Syntax	Description	Octal Code
$S_i \quad S_j * F S_k$	Floating-point product of (S_j) and (S_k) to S_i	064ijk
$S_i \quad S_j * H S_k$	Half-precision rounded floating-point product of (S_j) and (S_k) to S_i	065ijk
$S_i \quad S_j * R S_k$	Rounded floating-point product of (S_j) and (S_k) to S_i	066ijk
$S_i \quad S_j * I S_k$	Reciprocal iteration; $2-(S_j)*(S_k)$ to S_i	067ijk

Instructions 064 through 067 are executed in the Floating-point Multiply functional unit. Operands are assumed to be in floating-point format. The result is not guaranteed to be normalized if the operands are not normalized.

Instruction 064 forms the product of the floating-point quantities in S_j and S_k and enters the result into S_i .

Instruction 065 forms the half-precision rounded product of the floating-point quantities in S_j and S_k and enters the result into S_i . The low-order 19 bits of the result are cleared.

Instruction 066 forms the rounded product of the floating-point quantities in S_j and S_k and enters the result into S_i .

Instruction 067 forms two minus the product of the floating-point quantities in S_j and S_k and enters the result into S_i . This instruction is used in the divide sequence as described in section 6 under Floating-Point Arithmetic.

In the evaluation $C = 2-B*A$, B must be a reciprocal of A of less than 47 significant bits and not an exact reciprocal, otherwise C will be in error. The reciprocal produced by the reciprocal approximation instruction meets this criterion.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
S register access conflict
 S_i reserved
 S_j or S_k reserved (except S_0)
Instructions 160 through 167 in process, unit busy (VL) + 4 CPs

INSTRUCTIONS 064 - 067 (continued)

EXECUTION TIME: Instruction issue, 1 CP
 S_i ready, 7 CPs

SPECIAL CASES: (*S_j*) = 0 if *j* = 0.
 (*S_k*) = 2^{63} if *k* = 0.

If both exponent fields are 0, an integer multiply is performed. Correct integer multiply results are produced if the following conditions are met:

- Both operand sign bits are 0.
- The sum of the zero bits to the right of the least significant one bit in the two operands is greater than or equal to 48.

The integer result obtained is the high-order 48 bits of the 96-bit product of the two operands.

INSTRUCTION 070

CAL Syntax	Description	Octal Code
S_i /HS j	Floating-point reciprocal approximation of (S_j) to S_i	070 ijx

Instruction 070 is executed in the Reciprocal Approximation functional unit.

Instruction 070 forms an approximation to the reciprocal of the normalized floating-point quantity in S_j and enters the result into S_i . This instruction occurs in the divide sequence to compute the quotient of two floating-point quantities as described in section 6 under Floating-Point Arithmetic.

The reciprocal approximation instruction produces a result of 30 significant bits (the low-order 18 bits are 0). The number of significant bits can be extended to 48 using the reciprocal iteration instruction and a multiply.

Instruction 070 can delay a scalar memory reference instruction for 1 CP with the hold memory function.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 S_i reserved
 S_j reserved (except S_0)
Instruction 174 in process, unit busy (VL) + 4 CPs

EXECUTION TIME: S_i ready, 14 CPs
Instruction issue, 1 CP

SPECIAL CASES: (S_i) is meaningless if (S_j) is not normalized; the unit assumes that bit 2⁴⁷ of (S_j) = 1; no test is made of this bit.

(S_j) = 0 produces a range error; the result is meaningless.

(S_j) = 0 if $j = 0$.

INSTRUCTION 071

CAL Syntax	Description	Octal Code
$S_i \ A_k$	Transmit (A_k) to S_i with no sign extension	071i0k
$S_i \ +A_k$	Transmit (A_k) to S_i with sign extension	071i1k
$S_i \ +FA_k$	Transmit (A_k) to S_i as unnormalized floating-point number	071i2k
$S_i \ 0.6$	Transmit constant 0.75×2^{48} to S_i	071i3x
$S_i \ 0.4$	Transmit constant 0.5 to S_i	071i4x
$S_i \ 1.$	Transmit constant 1.0 to S_i	071i5x
$S_i \ 2.$	Transmit constant 2.0 to S_i	071i6x
$S_i \ 4.$	Transmit constant 4.0 to S_i	071i7x

Instruction 071 performs functions that depend on the value of the j designator. The functions are concerned with transmitting information from an A register to an S register and with generating frequently used floating-point constants.

When the j designator is 0, the 24-bit value in A_k is transmitted to S_i . The value is treated as an unsigned integer. The high-order bits of S_i are zero.

When the j designator is 1, the 24-bit value in A_k is transmitted to S_i . The value is treated as a signed integer. The sign bit of A_k is extended through the high-order bit of S_i .

When the j designator is 2, the 24-bit value in A_k is transmitted to S_i as an unnormalized floating-point quantity. The result is then added to 0 to normalize. For this instruction, the exponent in bits 2^{62} through 2^{48} is set to 40060₈. The sign of the coefficient is set according to the sign of A_k . If the sign bit of A_k is set, the twos complement of A_k is entered into S_i as the magnitude of the coefficient and bit 2^{63} of S_i is set for the sign of the coefficient.

A sequence of instructions is used to convert an integer whose absolute value is less than 24 bits to floating-point format:

```

CAL code:  A1  S1
           S1  +FA1
           S1  +FS1      9 CPs required

```

INSTRUCTION 071 (continued)

When the j designator is 3, the floating-point constant of 0.75×2^{48} is entered into Si (4006060000000000000_8). This constant is used to create floating-point numbers from integer numbers (positive and negative) whose absolute value is less than 47 bits. A sequence of instructions is used for conversion of an integer in $S1$:

```
CAL code:  S2  0.6
            S1  S2-S1
            S1  S2-FS1      11 CPs required
```

When the j designator is 4, the floating-point constant 0.5
(= $0\ 40000\ 4000\ 0000\ 0000\ 0000_8$) is entered into Si .

When the j designator is 5, the floating-point constant 1.0
(= $0\ 40001\ 4000\ 0000\ 0000\ 0000_8$) is entered into Si .

When the j designator is 6, the floating-point constant 2.0
(= $0\ 40002\ 4000\ 0000\ 0000\ 0000_8$) is entered into Si .

When the j designator is 7, the floating-point constant 4.0
(= $0\ 40003\ 4000\ 0000\ 0000\ 0000_8$) is entered into Si .

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 Si register access conflict
 Si reserved
 Ak reserved (except $A0$); applies to all forms of the instruction, that is, j designators 0 through 7.

EXECUTION TIME: Instruction issue, 1 CP
 Si ready, 2 CPs

SPECIAL CASES:

- $(Ak) = 1$ if $k = 0$.
- $(Si) = (Ak)$ if $j = 0$.
- $(Si) = (Ak)$ sign extended if $j = 1$.
- $(Si) = (Ak)$ unnormalized if $j = 2$.
- $(Si) = 0.6 \times 2^{60}$ (octal) if $j = 3$.
- $(Si) = 0.4 \times 2^0$ (octal) if $j = 4$.
- $(Si) = 0.4 \times 2^1$ (octal) if $j = 5$.
- $(Si) = 0.4 \times 2^2$ (octal) if $j = 6$.
- $(Si) = 0.4 \times 2^3$ (octal) if $j = 7$.

INSTRUCTIONS 072 - 075

CAL Syntax	Description	Octal Code
<i>Si</i> RT	Transmit (RTC) to <i>Si</i>	072 <i>ixx</i>
<i>Si</i> VM	Transmit (VM) to <i>Si</i>	073 <i>ixx</i>
<i>Si</i> <i>Tjk</i>	Transmit (<i>Tjk</i>) to <i>Si</i>	074 <i>ijk</i>
<i>Tjk</i> <i>Si</i>	Transmit (<i>Si</i>) to <i>Tjk</i>	075 <i>ijk</i>

Instructions 072 through 075 transmit register values to *Si* except for instruction 075 which transmits (*Si*) to *Tjk*.

Instruction 072 enters the 64-bit value of the real-time clock (RTC) into *Si*. The clock is incremented by 1 each CP. The RTC is set only by the monitor through use of instruction 0014.

Instruction 073 enters the 64-bit value of the VM register into *Si*. The VM register is usually read after having been set by instruction 175.

Instruction 074 enters the contents of *Tjk* into *Si*.

Instruction 075 enters the contents of *Si* into *Tjk*.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
Si register access conflict (instructions 072, 073, and 074)
Si reserved
For instruction 073:
Instruction 175 in process, VM busy (VL) + 6 CPs
Instruction 003 in process, VM not available until 6 CPs after instruction 003 issues

EXECUTION TIME: Instruction issue, 1 CP
For instructions 072 through 074, *Si* ready, 1 CP
For instruction 075, *Tjk* ready, 1 CP

SPECIAL CASES: None

INSTRUCTIONS 076 - 077

CAL Syntax	Description	Octal Code
$S_i \ V_j, A_k$	Transmit (V_j element (A_k)) to S_i	$076ijk$
$V_i, A_k \ S_j$	Transmit (S_j) to V_i element (A_k)	$077ijk$
$V_i, A_k \ 0^\dagger$	Clear V_i element (A_k)	$077i0k$

Instructions 076 and 077 transmit a 64-bit quantity between a V register element and an S register.

Instruction 076 transmits the contents of an element of register V_j to S_i .

Instruction 077 transmits the contents of register S_j to an element of register V_i .

The low-order 6 bits of (A_k) determine the vector element for either instruction.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 A_k reserved (except A_0)
 S_i register access conflict (instruction 076 only)
 For instruction 076, S_i and V_j reserved
 For instruction 077, V_i and S_j reserved

EXECUTION TIME: Instruction issue, 1 CP
 For instruction 076, S_i ready, 5 CPs
 For instruction 077, V_i ready, 1 CP

SPECIAL CASES: (S_j) = 0 if $j = 0$.
 (A_k) = 1 if $k = 0$.

[†] Special CAL syntax form

INSTRUCTIONS 10h - 13h

CAL Syntax	Description	Octal Code
<i>Ai exp,Ah</i>	Read from ((<i>Ah</i>) + <i>jkm</i>) to <i>Ai</i>	10 <i>hijkm</i>
<i>Ai exp,0</i> [†]	Read from (<i>jkm</i>) to <i>Ai</i>	100 <i>ijkm</i>
<i>Ai exp,</i> [†]	Read from (<i>jkm</i>) to <i>Ai</i>	100 <i>ijkm</i>
<i>Ai ,Ah</i> [†]	Read from (<i>Ah</i>) to <i>Ai</i>	10 <i>hi</i> 000
<i>exp,Ah Ai</i>	Store (<i>Ai</i>) to (<i>Ah</i>) + <i>jkm</i>	11 <i>hijkm</i>
<i>exp,0 Ai</i> [†]	Store (<i>Ai</i>) to <i>jkm</i>	110 <i>ijkm</i>
<i>exp, Ai</i> [†]	Store (<i>Ai</i>) to <i>exp</i>	110 <i>ijkm</i>
<i>,Ah Ai</i> [†]	Store (<i>Ai</i>) to (<i>Ah</i>)	11 <i>hi</i> 000
<i>Si exp,Ah</i>	Read from ((<i>Ah</i>) + <i>jkm</i>) to <i>Si</i>	12 <i>hijkm</i>
<i>Si exp,0</i> [†]	Read from (<i>exp</i>) to <i>Si</i>	120 <i>ijkm</i>
<i>Si exp,</i> [†]	Read from (<i>exp</i>) to <i>Si</i>	120 <i>ijkm</i>
<i>Si ,Ah</i> [†]	Read from (<i>Ah</i>) to <i>Si</i>	12 <i>hi</i> 000
<i>exp,Ah Si</i>	Store (<i>Si</i>) to (<i>Ah</i>) + <i>jkm</i>	13 <i>hijkm</i>
<i>exp,0 Si</i> [†]	Store (<i>Si</i>) to <i>exp</i>	130 <i>ijkm</i>
<i>exp, Si</i> [†]	Store (<i>Si</i>) to <i>exp</i>	130 <i>ijkm</i>
<i>,Ah Si</i> [†]	Store (<i>Si</i>) to (<i>Ah</i>)	13 <i>hi</i> 000

The 2-parcel instructions 10h through 13h transmit data between memory and an A register or an S register. The content of *Ah* (treated as a 22-bit signed integer) is added to the signed 22-bit integer in the *jkm* field to determine the memory address. If *h* is 0, (*Ah*) is 0 and only the *jkm* field is used for the address. The address arithmetic is performed by an address adder similar to but separate from the Address Add functional unit.

[†] Special CAL syntax form

INSTRUCTIONS 10 h - 13 h (continued)

Instructions 10 h and 11 h transmit 24-bit quantities to or from A registers. When transmitting data from memory to an A register, the high-order 40 bits of the memory word are ignored. On a store from A_i into memory, the high-order 40 bits of the memory word are zeroed.

Instructions 12 h and 13 h transmit 64-bit quantities to or from register S_i .

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
Rank A bank conflict and unit busy 3 CPs
Rank B bank conflict and unit busy 2 CPs
Rank C bank conflict and unit busy 1 CP
Storage hold continuation
 A_h reserved
For instruction 10 h , A_i register access conflict
For instructions 10 h and 11 h , A_i reserved
For instructions 12 h and 13 h , S_i reserved
For instruction 12 h , S_i register access conflict
Fetch request in previous CP
Instruction 176 in process, unit busy (VL) + 4 CPs
Instruction 177 in process, unit busy (VL) + 5 CPs

EXECUTION TIME: Instruction issue:
Both parcels in same buffer, 2 CPs
Parcels in different buffers, 4 CPs
Second parcel not in a buffer, 13 CPs
For instruction 10 h , A_i ready, 11 CPs
For instruction 12 h , S_i ready, 11 CPs
Memory ready for next scalar read or store, 4 CPs

SPECIAL CASES: For instructions 10 h and 12 h :
Rank A conflict, 3 CPs delay before A_i or S_i ready
Rank B conflict, 2 CPs delay before A_i or S_i ready
Rank C conflict, 1 CP delay before A_i or S_i ready

For instruction 12 h :
Hold storage, 1 CP delay if 070 register access conflict occurs (when the result entering coincides with a reciprocal approximation result entering S_i).

INSTRUCTIONS 140 - 147

CAL Syntax	Description	Octal Code
$V_i \ S_j \& V_k$	Logical products of (S_j) and (V_k elements) to V_i elements	140ijk
$V_i \ V_j \& V_k$	Logical products of (V_j elements) and (V_k elements) to V_i elements	141ijk
$V_i \ S_j ! V_k$	Logical sums of (S_j) and (V_k elements) to V_i elements	142ijk
$V_i \ V_k^{\dagger}$	Transmit (V_k elements) to V_i elements	142i0k
$V_i \ V_j ! V_k$	Logical sums of (V_j elements) and (V_k elements) to V_i elements	143ijk
$V_i \ S_j \setminus V_k$	Logical differences of (S_j) and (V_k elements) to V_i elements	144ijk
$V_i \ V_j \setminus V_k$	Logical differences of (V_j elements) and (V_k elements) to V_i elements	145ijk
$V_i \ 0^{\dagger}$	Clear V_i elements	145iii
$V_i \ S_j ! V_k \& VM$	If VM bit = 1, transmit (S_j) to the corresponding element in V_i If VM bit = 0, transmit the (corresponding V_k element) to the (corresponding V_i element)	146ijk
$V_i \ \#VM \& V_k^{\dagger}$	If VM bit = 1, transmit (0) to the corresponding element in V_i If VM bit = 0, transmit the (corresponding V_k element) to the (corresponding V_i element)	146i0k
$V_i \ V_j ! V_k \& VM$	If VM bit = 1, transmit the (corresponding V_j element) to the (corresponding V_i element) If VM bit = 0, transmit the (corresponding V_k element) to the (corresponding V_i element)	147ijk

Instructions 140 through 147 are executed in the Vector Logical functional unit. The number of operations performed is determined by the contents of the VL register. All operations start with element 0 of the V_i , V_j , or V_k register and increment the element number by 1 for each operation performed. All results are delivered to V_i .

\dagger Special CAL syntax form

INSTRUCTIONS 140 - 147 (continued)

For instructions 140, 142, 144, and 146, a copy of the content of S_j is delivered to the functional unit. The copy of the content is held as one of the operands until completion of the operation. Therefore, S_j can be changed immediately without affecting the vector operation. For instructions 141, 143, 145, and 147, all operands are obtained from V registers.

Instructions 140 and 141 form the logical products (AND) of operand pairs and enter the result into V_i . Bits of an element of V_i are set to 1 when the corresponding bits of (S_j) or (V_j element) and (V_k element) are 1 as in the following:

$$\begin{array}{rcl} (S_j) \text{ or } (V_j \text{ element}) & = & 1\ 1\ 0\ 0 \\ (V_k \text{ element}) & = & \underline{1\ 0\ 1\ 0} \\ (V_i \text{ element}) & = & 1\ 0\ 0\ 0 \end{array}$$

Instructions 142 and 143 form the logical sums (inclusive OR) of operand pairs and deliver the results to V_i . Bits of an element of V_i are set to 1 when one of the corresponding bits of (S_j) or (V_j element) and (V_k element) is 1 as in the following:

$$\begin{array}{rcl} (S_j) \text{ or } (V_j \text{ element}) & = & 1\ 1\ 0\ 0 \\ (V_k \text{ element}) & = & \underline{1\ 0\ 1\ 0} \\ (V_i \text{ element}) & = & 1\ 1\ 1\ 0 \end{array}$$

Instructions 144 and 145 form the logical differences (exclusive OR) of operand pairs and deliver the results of V_i . Bits of an element are set to 1 when the corresponding bit of (S_j) or (V_j element) is different from (V_k element) as in the following:

$$\begin{array}{rcl} (S_j) \text{ or } (V_j \text{ element}) & = & 1\ 1\ 0\ 0 \\ (V_k \text{ element}) & = & \underline{1\ 0\ 1\ 0} \\ (V_i \text{ element}) & = & 0\ 1\ 1\ 0 \end{array}$$

Instructions 146 and 147 transmit operands to V_i depending on the contents of the VM register. Bit 2^{63} of the mask corresponds to element 0 of a V register. Bit 2^0 corresponds to element 63. Operand pairs used for the selection depend on the instruction. For instruction 146, the first operand is always (S_j), the second operand is (V_k element). For instruction 147, the first operand is (V_j element) and the second operand is (V_k element). If bit n of the vector mask is 1, the first operand is transmitted; if bit n of the mask is 0, the second operand, (V_k element), is selected.

INSTRUCTIONS 140 - 147 (continued)

EXAMPLES:

1. If an instruction 146 is to be executed and the following register conditions exist:

(VL) = 4
(VM) = 0 60000 0000 0000 0000 0000
(S2) = -1
(V600) = 1
(V601) = 2
(V602) = 3
(V603) = 4

Instruction 146726 is executed. Following execution, the first four elements of V7 contain the following values:

(V700) = 1
(V701) = -1
(V702) = -1
(V703) = 4

The remaining elements of V7 are unaltered.

2. If an instruction 147 is to be executed and the following register conditions exist:

(VL) = 4
(VM) = 0 600000 0000 0000 0000 0000
(V200) = 1 (V300) = -1
(V201) = 2 (V301) = -2
(V202) = 3 (V302) = -3
(V203) = 4 (V303) = -4

Instruction 147123 is executed. Following execution, the first four elements of V1 contain the following values:

(V100) = -1
(V101) = 2
(V102) = 3
(V103) = -4

The remaining elements of V1 are unaltered.

INSTRUCTIONS 140 - 147 (continued)

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_i or V_k reserved
Instruction 14 x in process, unit busy (VL) + 4 CPs
Instruction 175 in process, unit busy (VL) + 4 CPs
Instruction 003 in process, unit busy 3 CPs
For instructions 140, 142, 144, and 146, S_j reserved
For instructions 141, 143, 145, and 147, V_j reserved

EXECUTION TIME: Instruction issue, 1 CP
 V_i ready, 9 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 4 CPs if (VL) greater than 5
 V_j or V_k ready, 5 CPs if (VL) is less than or equal to 5
 V_j or V_k ready, (VL) CPs if (VL) greater than 5
Unit ready, (VL) + 4 CPs
Chain slot ready, 4 CPs

SPECIAL CASES: $(S_j) = 0$ if $j = 0$.
For instruction 145, if $i = j = k$, $(V_i) = 0$.

INSTRUCTIONS 150 - 151

CAL Syntax	Description	Octal Code
$V_i \ V_j < A_k$	Shift (V_j) elements left by (A_k) places to V_i elements	$150i j k$
$V_i \ V_j < 1^{\dagger}$	Shift (V_j) elements left one place to V_i elements	$150i j 0$
$V_i \ V_j > A_k$	Shift (V_j) elements right by (A_k) places to V_i elements	$151i j k$
$V_i \ V_j > 1^{\dagger}$	Shift (V_j) elements right one place to V_i elements	$151i j 0$

Instructions 150 and 151 are executed in the Vector Shift functional unit. The number of operations performed is determined by the contents of the VL register. Operations start with element 0 of the V_i and V_j registers and end with elements specified by $(VL) - 1$.

All shifts are end off with zero fill. The shift count is obtained from (A_k) and elements of V_i are cleared if the shift count exceeds 63. All shift counts (A_k) are considered positive. All 24 bits of A_k are used for the shift count.

Unlike shift instructions 052 thorough 055, these instructions receive the shift count from A_k , rather than the $j k$ fields.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 V_i or V_j reserved
 A_k reserved (except A_0)
 Instructions 150 through 153 in process, unit
 busy $(VL) + 4$ CPs

[†] Special CAL syntax form

INSTRUCTIONS 150 - 151 (continued)

EXECUTION TIME: Instruction issue, 1 CP
 V_i ready, 11 CPs if (VL) is less than or
 equal to 5
 V_i ready, (VL) + 6 CPs if (VL) greater than 5
 V_j ready, 5 CPs if (VL) is less than or
 equal to 5
 V_j ready, (VL) CPs if (VL) greater than 5
 Unit ready, (VL) + 4 CPs
 Chain slot ready, 6 CPs

SPECIAL CASES: $(A^k) = 1$ if $k = 0$.

INSTRUCTIONS 152 - 153

CAL Syntax	Description	Octal Code
$V_i V_j, V_j < A_k$	Double shifts of (V_j elements) left (A_k) places to V_i elements	152ijk
$V_i V_j, V_j < 1^{\dagger}$	Double shifts of (V_j elements) left one place to V_i elements	152ij0
$V_i V_j, V_j > A_k$	Double shifts of (V_j elements) right (A_k) places to V_i elements	153ijk
$V_i V_j, V_j > 1^{\dagger}$	Double shifts of (V_j elements) right one place to V_i elements	153ij0

Instructions 152 and 153 are executed in the Vector Shift functional unit. The instructions shift 128-bit values formed by logically joining the contents of two elements of the V_j register. The direction of the shift determines whether the high-order bits or the low-order bits of the result are sent to V_i . Shift counts are obtained from register A_k .

All shifts are end off with zero fill.

The number of operations is determined by the contents of the VL register.

Instruction 152 performs left shifts. The operation starts with element 0 of V_j . If (VL) is 1, element 0 is joined with 64 bits of 0, and the resulting 128-bit quantity is then shifted left by the amount specified by (A_k). Only the one operation is performed. The 64 high-order bits remaining are transmitted to element 0 of V_i . If (VL) is 2, the operation starts with element 0 of V_j being joined with element 1, and the resulting 128-bit quantity is then shifted left by the amount specified by (A_k). The high-order 64 bits remaining are transmitted to element 0 of V_i . Figure 8-6 illustrates this operation. If (VL) is greater than 2, the operation continues by joining element 1 with element 2 and transmitting the 64-bit result to element 1 of V_i . Figure 8-7 illustrates this operation. If (VL) is 2, element 1 is joined with 64 bits of 0 and only two operations are performed. In general, the last element of V_j as determined by (VL) is joined with 64 bits of zeros. Figure 8-8 illustrates this operation.

[†] Special CAL syntax form

INSTRUCTIONS 152 - 153 (continued)




Figure 8-6. Vector left double shift, first element, VL greater than 1




Figure 8-7. Vector left double shift, second element, VL greater than 2




Figure 8-8. Vector left double shift, last element

[†] Elements are numbered 0 through 63 in the V registers; therefore, element $(VL)-1$ refers to the VL^{th} element.

INSTRUCTIONS 152 - 153 (continued)

If (Ak) is greater than 128, the result is all zeros. If (Ak) is greater than 64, the result register contains at least $(Ak) - 64$ zeros.

EXAMPLE:

If instruction 152 is to be executed and the following register conditions exist:

$(VL) = 4$
 $(Al) = 3$
 $(V400) = 0\ 00000\ 0000\ 0000\ 0000\ 0007$
 $(V401) = 0\ 60000\ 0000\ 0000\ 0000\ 0005$
 $(V402) = 1\ 00000\ 0000\ 0000\ 0000\ 0006$
 $(V403) = 1\ 60000\ 0000\ 0000\ 0000\ 0007$

Instruction 152541 is executed and following execution, the first four elements of V5 contain the following values:

$(V500) = 0\ 00000\ 0000\ 0000\ 0000\ 0073$
 $(V501) = 0\ 00000\ 0000\ 0000\ 0000\ 0054$
 $(V502) = 0\ 00000\ 0000\ 0000\ 0000\ 0067$
 $(V503) = 0\ 00000\ 0000\ 0000\ 0000\ 0070$

Instruction 153 performs right shifts. Element 0 of V_j is joined with 64 high-order bits of 0 and the 128-bit quantity is shifted right by the amount specified by (Ak) . The 64 low-order bits of the result are transmitted to element 0 of V_i . Figure 8-9 illustrates this operation.




Figure 8-9. Vector right double shift, first element

INSTRUCTIONS 152 - 153 (continued)

If $(VL) = 1$, only one operation is performed. In general, however, instruction execution continues by joining element 0 with element 1, shifting the 128-bit quantity by the amount specified by (Ak) , and transmitting the result to element 1 of V_i . This operation is shown in figure 8-10.




Figure 8-10. Vector right double shift, second element, VL greater than 1

The last operation performed by the instruction joins the last element of V_j as determined by (VL) with the preceding element. Figure 8-11 illustrates this operation.




Figure 8-11. Vector right double shift, last operation

[†] Elements are numbered 0 through 63 in the V registers; therefore, element $(VL)-1$ refers to the VL^{th} element.

INSTRUCTIONS 152 - 153 (continued)

EXAMPLE:

If an instruction 153 is to be executed and the following register conditions exist:

(VL) = 4
(A6) = 3
(V200) = 0 00000 0000 0000 0000 0017
(V201) = 0 60000 0000 0000 0000 0006
(V202) = 1 00000 0000 0000 0000 0006
(V203) = 1 60000 0000 0000 0000 0007

Instruction 153026 is executed and following execution, register V0 contains the following values:

(V000) = 0 00000 0000 0000 0000 0001
(V001) = 1 66000 0000 0000 0000 0000
(V002) = 1 50000 0000 0000 0000 0000
(V003) = 1 56000 0000 0000 0000 0000

The remaining elements of V0 are unaltered.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_i or V_j reserved
 A_k reserved (except A0)
Instructions 150 through 153 in process, unit busy (VL) + 4 CPs

EXECUTION TIME: Instruction issue, 1 CP
 V_i ready, 11 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 6 CPs if (VL) is greater than 5
 V_j ready, 5 CPs if (VL) is less than or equal to 5
 V_j ready, (VL) CPs if (VL) is greater than 5
Unit ready, (VL) + 4 CPs
Chain slot ready, 6 CPs

SPECIAL CASE: $(A_k) = 1$ if $k = 0$.

INSTRUCTIONS 154 - 157

CAL Syntax	Description	Octal Code
$V_i \quad S_j + V_k$	Integer sums of (S_j) and (V_k elements) to V_i elements	154ijk
$V_i \quad V_j + V_k$	Integer sums of (V_j elements) and (V_k elements) to V_i elements	155ijk
$V_i \quad S_j - V_k$	Integer differences of (S_j) and (V_k elements) to V_i elements	156ijk
$V_i \quad -V_k^\dagger$	Transmit negative of (V_k elements) to V_i elements	156i0k
$V_i \quad V_j - V_k$	Integer differences of (V_j elements) and (V_k elements) to V_i elements	157ijk

Instructions 154 through 157 are executed in the Vector Add functional unit.

Instructions 154 and 155 perform integer addition. Instructions 156 and 157 perform integer subtraction. The number of additions or subtractions performed is determined by the contents of the VL register. All operations start with element 0 of the V registers and increment the element number by 1 for each operation performed. All results are delivered to elements of V_i . No overflow is detected.

Instructions 154 and 156 deliver a copy of (S_j) to the functional unit where the copy is retained as one of the operands until the vector operation completes. The other operand is an element of V_k . For instructions 155 and 157, both operands are obtained from V registers.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
 Exchange in process
 V_i or V_k reserved
 Instructions 154 through 157 in process, unit busy (VL) + 4 CPs
 For instructions 154 and 156, S_j reserved (except S0)
 For instructions 155 and 157, V_j reserved

[†] Special CAL syntax form

INSTRUCTIONS 154 - 157 (continued)

EXECUTION TIME:

Instruction issue, 1 CP
 V_i ready, 10 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 5 CPs if (VL) is greater than 5
 V_j or V_k ready, 5 CPs if (VL) is less than or equal to 5
 V_j or V_k ready, (VL) CPs if (VL) is greater than 5
Unit ready, (VL) + 4 CPs
Chain slot ready, 5 CPs

SPECIAL CASES:

For instruction 154, if $j = 0$, then $(S_j) = 0$
and $(V_i \text{ element}) = (V_k \text{ element})$.
For instruction 156, if $j = 0$, then $(S_j) = 0$
and $(V_i \text{ element}) = -(V_k \text{ element})$.

INSTRUCTIONS 160 - 167

CAL Syntax	Description	Octal Code
$V_i \quad S_j * FV_k$	Floating-point products of (S_j) and (V_k elements) to V_i elements	160ijk
$V_i \quad V_j * FV_k$	Floating-point products of (V_j elements) and (V_k elements) to V_i elements	161ijk
$V_i \quad S_j * HV_k$	Half-precision rounded floating-point products of (S_j) and (V_k elements) to V_i elements	162ijk
$V_i \quad V_j * HV_k$	Half-precision rounded floating-point products of (V_j elements) and (V_k elements) to V_i elements	163ijk
$V_i \quad S_j * RV_k$	Rounded floating-point products of (S_j) and (V_k elements) to V_i elements	164ijk
$V_i \quad V_j * RV_k$	Rounded floating-point products of (V_j elements) and (V_k elements) to V_i elements	165ijk
$V_i \quad S_j * IV_k$	Reciprocal iterations; 2 - (S_j) * (V_k elements) to V_i elements	166ijk
$V_i \quad V_j * IV_k$	Reciprocal iterations; 2 - (V_j elements) * (V_k elements) to V_i elements	167ijk

Instructions 160 through 167 are executed in the Floating-point Multiply functional unit. The number of operations performed by an instruction is determined by the contents of the VL register. All operations start with element 0 of the V registers and increment the element number by 1 for each successive operation.

Operands are assumed to be in floating-point format. Instructions 160, 162, 164, and 166 deliver a copy of (S_j) to the functional unit where the copy is retained as one of the operands until the completion of the operation. Therefore, S_j can be changed immediately without affecting the vector operation. The other operand is an element of V_k . For instructions 161, 163, 165, and 167, both operands are obtained from V registers.

All results are delivered to elements of V_i . If neither operand is normalized, there is no guarantee that the products will be normalized.

Out-of-range conditions are described in section 6.

INSTRUCTIONS 160 - 167 (continued)

Instruction 160 forms the products of the floating-point quantity in S_j and the floating-point quantities in elements of V_k and enters the results into V_i .

Instruction 161 forms the products of the floating-point quantities in elements of V_j and V_k and enters the results into V_i .

Instruction 162 forms the half-precision rounded products of the floating-point quantity in S_j and the floating-point quantities in elements of V_k and enters the results into V_i . The low-order 19 bits of the result elements are zeroed.

Instruction 163 forms the half-precision rounded products of the floating-point quantities in elements of V_j and V_k and enters the results into V_i . The low-order 19 bits of the result elements are zeroed.

Instruction 164 forms the rounded products of the floating-point quantity in S_j and the floating-point quantities in elements of V_k and enters the results into V_i .

Instruction 165 forms the rounded products of the floating-point quantities in elements of V_j and V_k and enters the results into V_i .

Instruction 166 forms for each element, two minus the product of the floating-point quantity in S_j and the floating-point quantity in elements of V_k . It then enters the results into V_i . See the description of instruction 067 for more details.

Instruction 167 forms for each element pair, two minus the product of the floating-point quantities in elements of V_j and V_k and enters the results into V_i . See the description of instruction 067 for more details.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_i or V_k reserved
Instruction 16 x in process, unit busy
(VL) + 4 CPs
For instructions 160, 162, 164, and 166, S_j reserved
For instructions 161, 163, 165, and 167, V_j reserved

INSTRUCTIONS 160 - 167 (continued)

EXECUTION TIME:

Instruction issue, 1 CP
 V_i ready, 14 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 9 CPs if (VL) is greater than 5
 V_j or V_k ready, 5 CPs if (VL) is less than or equal to 5
 V_j or V_k ready, (VL) CPs if (VL) is greater than 5
Unit ready, (VL) + 4 CPs
Chain slot ready, 9 CPs

SPECIAL CASES:

$(S_j) = 0$ if $j = 0$.

INSTRUCTIONS 170 - 173

CAL Syntax	Description	Octal Code
$V_i \quad S_j + FV_k$	Floating-point sums of (S_j) and (V_k elements) to V_i element	170ijk
$V_i \quad +FV_k^{\dagger}$	Transmit normalized (V_k elements) to V_i elements	170i0k
$V_i \quad V_j + FV_k$	Floating-point sums of (V_j elements) and (V_k elements) to V_i elements	171ijk
$V_i \quad S_j - FV_k$	Floating-point differences of (S_j) and (V_k elements) to V_i elements	172ijk
$V_i \quad -FV_k^{\dagger}$	Transmit normalized negatives of (V_k elements) to V_i elements	172i0k
$V_i \quad V_j - FV_k$	Floating-point differences of (V_j elements) and (V_k elements) to V_i elements	173ijk

Instructions 170 through 173 are executed in the Floating-point Add functional unit. Instructions 170 and 171 perform floating-point addition; instructions 172 and 173 perform floating-point subtraction. The number of additions or subtractions performed by an instruction is determined by contents of the VL register. All operations start with element 0 of the V registers and increment the element number by 1 for each operation performed. All results are delivered to V_i normalized and results are normalized even if the operands are not normalized.

Instructions 170 and 172 deliver a copy of (S_j) to the functional unit where it remains as one of the operands until the completion of the operation. The other operand is an element of V_k . For instructions 171 and 173, both operands are obtained from V registers. Out-of-range conditions are described in section 6.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_i or V_k reserved
Instructions 170 through 173 in process, unit busy (VL) + 4 CPs
For instructions 170 and 172, S_j reserved (except S0)
For instructions 171 and 173, V_j reserved

\dagger Special CAL syntax form

INSTRUCTIONS 170 - 173 (continued)

EXECUTION TIME: Instruction issue, 1 CP
 V_i ready, 13 CPs if (VL) is less than or
 equal to 5
 V_i ready, (VL) + 8 CPs if (VL) is greater than 5
 V_j and V_k ready, 5 CPs if (VL) is less than
 or equal to 5
 V_j and V_k ready, (VL) CPs if (VL) is greater
 than 5
 Unit ready, (VL) + 4 CPs
 Chain slot ready, 8 CPs

SPECIAL CASES: $(S_j) = 0$ if $j = 0$.

INSTRUCTION 174

CAL Syntax	Description	Octal Code
V_i /HV j	Floating-point reciprocal approximation of (V_j elements) to V_i elements	174 i j 0

Instruction 174 is executed in the Reciprocal Approximation functional unit. The instruction forms an approximate value of the reciprocal of the normalized floating-point quantity in each element of V_j and enters the result into elements of V_i . The number of elements for which approximations are found is determined by the contents of the VL register.

Instruction 174 occurs in the divide sequence to compute the quotients of floating-point quantities as described in section 6 under floating-point arithmetic.

The reciprocal approximation instruction produces results accurate to 30 bits. A second approximation can be generated to extend the accuracy to 48 bits using the reciprocal iteration instruction.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_i or V_k reserved
Instruction 174 in process, unit busy for
(VL) + 4 CPs

EXECUTION TIME: Instruction issue, 1 CP
 V_i ready, 21 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 16 CPs if (VL) is greater than 5
 V_j ready, 5 CPs if (VL) is less than or equal to 5
 V_j ready, (VL) CPs if (VL) is greater than 5
Unit ready, (VL) + 4 CPs
Chain slot ready, 16 CPs

SPECIAL CASES: (V_i element) is meaningless if (V_j element) is not normalized; the unit assumes that bit 2^{47} of (V_j element) is 1; no test of this bit is made.

INSTRUCTIONS 174*ij*1 - 174*ij*2

CAL Syntax	Description	Octal Code
V_i PV j	Population count of (V_j elements) to V_i elements	174 <i>ij</i> 1
V_i QV j	Population count parity of (V_j elements) to V_i elements	174 <i>ij</i> 2

Instructions 174*ij*1 and 174*ij*2 are executed in the Vector Population/Parity functional unit, sharing some logic with the Reciprocal Approximation functional unit.

Instruction 174*ij*1 counts the number of bits set to 1 in each element of V_j and enters the results into corresponding elements of V_i . The results are entered into the low-order 7 bits of each V_i element; the remaining high-order bits of each V_i element are zeroed.

Instruction 174*ij*2 counts the number of bits set to 1 in each element of V_j . The least significant bit of each element result shows whether the result is an odd or even number. Only the least significant bit of each element is transferred to the least significant bit position of the corresponding element of register V_i . The remainder of the element is set to zeros. The actual population count results are not transferred.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_i reserved
 V_k reserved
Instruction 174 in process; unit busy for
(VL) + 4 CPs

EXECUTION TIME: Instruction issue, 1 CP
 V_i ready, 13 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 8 CPs if (VL) is greater than 5
 V_j ready, 5 CPs if (VL) is less than or equal to 5
 V_j ready, (VL) CPs if (VL) is greater than 5
Unit ready, (VL) + 4 CPs
Chain slot ready, 8 CPs

SPECIAL CASES: None

INSTRUCTION 175

CAL Syntax	Description	Octal Code
VM Vj,Z	VM = 1 when (Vj element) = 0	175xj0
VM Vj,N	VM = 1 when (Vj element) \neq 0	175xj1
VM Vj,P	VM = 1 when (Vj element) positive, (bit $2^{63} = 0$), includes (Vj element) = 0	175xj2
VM Vj,M	VM = 1 when (Vj element) negative, (bit $2^{63} = 1$)	175xj3

Vector mask instruction 175 is executed in the Vector Logical functional unit.

Instruction 175xjk creates a vector mask in VM based on the results of testing the contents of the elements of register Vj . Each bit of VM corresponds to an element of Vj . Bit 2^{63} corresponds to element 0; bit 2^0 corresponds to element 63.

The type of test made by the instruction depends on the low-order 2 bits of the k designator. The high-order bit of the k designator is not interpreted.

If the k designator is 0, the VM bit is set to 1 when (Vj element) is 0 and is set to 0 when (Vj element) is nonzero.

If the k designator is 1, the VM bit is set to 1 when (Vj element) is nonzero and is set to 0 when (Vj element) is zero.

If the k designator is 2, the VM bit is set to 1 when (Vj element) is positive and is set to 0 when (Vj element) is negative. A zero value is considered positive.

If the k designator is 3, the VM bit is set to 1 when (Vj element) is negative and is set to 0 when (Vj element) is positive. A zero value is considered positive.

The number of elements tested is determined by the contents of the VL register. VM bits corresponding to untested elements of Vj are zeroed.

Vector mask instruction 175 provides a vector counterpart to the scalar conditional branch instructions.

INSTRUCTION 175 (continued)

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
 V_j reserved
Instruction 14 x in process, unit busy
(VL) + 4 CPs
Instruction 003 in process, VM busy 3 CPs
Instruction 175 in process, unit busy (VL) + 4 CPs

EXECUTION TIME: Instruction issue, 1 CP
 V_j ready, 5 CPs if (VL) is less than or equal to 5
 V_j ready, (VL) CPs if (VL) is greater than 5
VM ready except for instruction 073, (VL) + 4 CPs
VM ready for instruction 073, (VL) + 6 CPs

SPECIAL CASES: $k = 0$ or 4, VM bit $xx = 1$ if (V_j element xx) = 0.
 $k = 1$ or 5, VM bit $xx = 1$ if (V_j element xx) $\neq 0$.
 $k = 2$ or 6, VM bit $xx = 1$ if (V_j element xx) is positive; 0 is considered positive.
 $k = 3$ or 7, VM bit $xx = 1$ if (V_j element xx) is negative.

INSTRUCTIONS 176 - 177

CAL Syntax	Description	Octal Code
V_i ,A0,A k	Transmit (VL) words from memory to V_i elements starting at memory address (A0) and incrementing by (A k) for successive addresses	176ixk
V_i ,A0,1 [†]	Transmit (VL) words from memory to V_i elements starting at memory address (A0) and incrementing by 1 for successive addresses	176ix0
,A0,A k V_j	Transmit (VL) words from V_j elements to memory starting at memory address (A0) and incrementing by (A k) for successive addresses	177xjk
,A0,1 V_j [†]	Transmit (VL) words from V_j elements to memory starting at memory address (A0) and incrementing by 1 for successive addresses	177xj0

Instructions 176 and 177 transfer blocks of data between V registers and memory.

Instruction 176 transfers data from memory to elements of register V_i .

Instruction 177 transfers data from elements of register V_j to memory.

Register elements begin with 0 and are incremented by 1 for each transfer. Memory addresses begin with (A0) and are incremented by the contents of A k . A k contains a signed 22-bit integer which is added to the address of the current word to obtain the address of the next word. A k can specify either a positive or negative increment allowing both forward and backward streams of reference. The 2 high-order bits of (A k) are ignored.

The number of words transferred is determined by the contents of the VL register.

HOLD ISSUE CONDITIONS: Instructions 034 through 037 in process
Exchange in process
A0 reserved
A k reserved where $k = 1$ through 7
Block sequence flag set (instructions 034 through 037, 176, and 177)

[†] Special CAL syntax form

INSTRUCTIONS 176 - 177 (continued)

HOLD ISSUE CONDITIONS: Scalar reference (3 CPs maximum)
(continued) Rank B data valid
Fetch request in last CP
For instruction 176, V_i reserved
For instruction 177, V_j reserved
I/O memory request

EXECUTION TIME: For instruction 176 (assuming no bank conflicts):
Except for instructions 034 through 037, 100 through 137, 176, and 177, instruction issue 1 CP
Instruction issue for instructions 034 through 037, 100 through 137, 176, and 177, (VL) + 4 CPs
 V_i ready, 14 CPs if (VL) is less than or equal to 5
 V_i ready, (VL) + 9 CPs if (VL) is greater than 5
For instruction 177 (assuming no bank conflicts):
Except for instructions 034 through 037, 100 through 137, 176, and 177, instruction issue 1 CP
Instruction issue for instructions 034 through 037, 100 through 137, 176, and 177, (VL) + 5 CPs
 V_j ready, 5 CPs if (VL) is less than or equal to 5
 V_j ready, (VL) CPs if (VL) is greater than 5

SPECIAL CASES: Increment, (Ak) , = 1 if $k = 0$
Chain slot issue is 9 CPs if full speed for instruction 176, blocked for instruction 177
Inhibit I/O references
Inhibit instructions 034 through 037, 100 through 137, 176, and 177
 (Ak) determines speed control. Successive addresses are located in successive banks. References to the same bank can be made every 4 CPs or more. Incrementing (Ak) by 16 (16-bank memory) or 8 (8-bank memory) places successive memory references in the same bank, so a word is transferred every 4 CPs. If the address is incremented by 8 (16-bank memory) or 4 (8-bank memory), every other reference is to the same bank and words can transfer every 2 CPs. With any address incrementing that allows 4 CPs before addressing the same bank, one word can transfer each CP.

APPENDIX SECTION

SUMMARY OF CPU TIMING INFORMATION

A

When issue conditions are satisfied, an instruction completes in a fixed amount of time (scalar memory references are exceptions). Instruction issue can cause reservations to be placed on a functional unit or registers. Knowledge of the issue conditions, instruction execution times, and reservations permits accurate timing of code sequences. Memory bank conflicts due to I/O activity are the only element of unpredictability.

SCALAR INSTRUCTIONS

Four conditions must be satisfied for issue of a scalar instruction:

1. The functional unit must be available. No conflicts can arise with other scalar instructions; however, vector floating-point instructions reserve the floating-point units. Scalar memory references can be delayed due to conflicts.
2. The result register must be available.
3. The operand register must be available.
4. One input path exists for each group of the four register groups (A, B, S, and T). The result register group input path must be available at the time the results would be stored. A previous instruction with a longer execution time could still be occupying the input path.

Scalar instructions place reservations only on result registers. A result register is reserved for the execution time of the instruction. No reservations are placed on the functional unit or operand registers.

Scalar instruction execution times in clock periods (CPs) are given below. Abbreviations used are:

A	A register
B	B register
C	Channel
f	Floating-point
I	Immediate
lzc	Leading zero count
M	Memory
pop	Population count or population count parity
RTC	Real-time clock
ra	Reciprocal approximation
S	S registers
V	V registers
VM	Vector mask

24-bit results:

A ← M	11 [†] CPs	A ← C	4 CPs
M ← A	1 [†] , ^{††} CP	A ← A+A	2 CPs
A ← B	1 CP	A ← A*A	6 CPs
B ← A	1 CP	A ← pop(S)	4 CPs
A ← S	1 CP	A ← lzc(S)	3 CPs
A ← I	1 CP	VL ← A	1 CP

64-bit results:

S ← M	11 [†] CPs	S ← S+S	3 CPs
M ← S	1 [†] , ^{††} CPs	S ← S(f add)S	6 [†] CPs
S ← T	1 CP	S ← S(f mult)S	7 [†] CPs
T ← S	1 CP	S ← S(ra)	14 [†] CPs
S ← I	1 CP	S ← V	5 CPs
S ← S(logical)S	1 CP	V ← S	3 CPs
S ← S(shift)I	2 CPs	S ← VM	1 CP
S ← S(shift)A	3 CPs	S ← RTC	1 CP
S ← S(mask)I	1 CP	S ← A	2 CPs
RTC ← S	1 CP	VM ← S	3 CPs

[†] Issue can be delayed because of a functional unit reservation by a vector instruction. Memory can be considered a functional unit for timing considerations.

^{††} *Ai* to memory or *Si* to memory instructions free the source register in 1 CP. However, the instructions are 2-parcel instructions and take 2 CPs to cycle through the CIP register before another instruction can issue.

The following is an example of the use of this chart of execution times to optimize timing.

CAL code			Execution time	Reservations
1	S1	S2+S3	3	S1
2	A2	0 (immed.)	1	S1 A2
3	S5	A2	2	S1 S5
4	S4	S1+S3	3	S5 S4
5	S6	S5&S1	1	S4 S6
6				S4
7				

VECTOR INSTRUCTIONS

Four conditions must be satisfied for issue of a vector instruction:

1. The functional unit must be available. (Conflicts can occur with vector operations.)
2. The result register must be available. (Conflicts can occur with vector operations.)
3. The operand registers must be available or at chain slot time.
4. Memory must be quiet if the instruction references memory.

Vector instructions place reservations on functional units and registers for the duration of execution.

1. Functional units are reserved for (VL) + 4 CPs. Memory is reserved for (VL) + 5 CPs on a write operation, (VL) + 4 CPs on a read operation.
2. The result register is reserved for the functional unit time + (VL) + 2 CPs. The result register is reserved for the functional unit time + 7 CPs if the vector length is less than 5. At functional unit time + 2 (chain slot time), a subsequent vector instruction can issue if it has met all other issue conditions. This process is called chaining. Several vector instructions using different functional units can be chained in this manner to attain a significant enhancement of processing speed.

3. Vector operand registers are reserved for (VL) CPs. Vector operand registers are reserved for 5 CPs if the vector length is less than 5. The vector register used in a block store to memory instruction (177) is reserved for (VL) clock periods. Scalar operand registers are not reserved.

Vector instructions produce one result per CP. The functional unit times are given below. The vector read and write instructions (176 and 177) produce results more slowly if bank conflicts arise due to the increment value (AK) being a multiple of 4 (8 for 16-bank phasing). Chaining cannot occur for the vector read operation in this case.

If (AK) is an odd multiple of 4 (8 for 16-bank phasing), results are produced every 2 CPs.

If (AK) is an even multiple of 4 (8 for 16-bank phasing), results are produced every 4 CPs.

Functional unit	Time (CPs)
Vector Logical	2
Vector Shift	4
Vector Integer Add	3
Floating-point Add	6
Floating-point Multiply	7
Reciprocal Approximation	14
Memory	7
Vector Population/Parity	6

A transmit vector mask to S_i instruction (073) is delayed by (VL) + 6 CPs from the issue of a previous vector mask instruction (175) and is delayed by 6 CPs from the issue of the preceding transmit (S_j) to VM instruction (003).

HOLD ISSUE

A delay of issue results if an instruction 100 through 137 is in the CIP register and a hold memory condition exists (see following subsection on hold memory). The delay depends on the hold memory delay.

Memory must be quiet before issue of the B and T register block copy instructions (034-037). The low-order 7 bits (A_i) affect the timing. Subsequent instructions cannot issue for $14 + (A_i)$ CPs if $(A_i) \neq 0$ and 5 CPs if $(A_i) = 0$ when reading data to the B and T registers (instructions 034 and 036). The subsequent instructions cannot issue for $6 + (A_i)$ CPs when storing data (instructions 035 and 037).

The B and T register block read instructions (034 and 036) require that there be no register reservation on the A and S registers, respectively, before issue.

Conditional branch instructions cannot issue until an A0 or S0 operand register has been available for 2 CPs. Fall-through-in-buffer requires 2 CPs. Branch-in-buffer requires 5 CPs. When an out-of-buffer condition occurs, the execution time for a branch instruction is 14 CPs (18 CPs for 8-bank phasing).

A 2-parcel instruction takes a minimum of 2 CPs to issue.

Instruction issue is delayed 2 CPs when the next instruction parcel is in a different instruction parcel buffer. Instruction issue is delayed 12 CPs (16 CPs for 8-bank phasing) if the next instruction parcel is not in an instruction buffer.

HOLD MEMORY

A delay of 3, 2, or 1 CPs is added to an A or S register memory read if a bank conflict occurs with rank A, B, or C, respectively, of the memory access network. A conflict occurs if the address is in the same bank as the address in rank A, B, or C. (Rank A is only checked by I/O.) An additional 1 CP delay is added to a hold memory condition if an instruction 070 destination register conflict is sensed.

Conflicts can occur only with scalar or I/O references. The scalar instruction senses the conflict condition at issue time + 1 CP. The scalar instruction address enters rank A of the memory access network at issue time + 1 CP. The scalar instruction address enters rank B at issue + 2 CPs. The scalar instruction address enters rank C at issue + 3 CPs.

Scalar memory instruction timing (no conflict) is shown below. CP n is CP 1 of the instruction.

CP n	Instruction in CIP and LIP
CP $n+1$	Issue, reserve A_i or S_i register; add jkm to (A_h) to form address.
CP $n+2$	Address rank A, sense conflict
CP $n+3$	Address rank B
CP $n+4$	Address rank C
.	
.	
.	
CP $n+10$	Clear register reservation
CP $n+11$	Instruction complete and a subsequent instruction using the result can issue

INTERRUPT TIMING

After a sensed interrupt condition, a minimum of 3 CPs + 2 parcel issues must occur before the interrupt is generated. During the first 3 CPs, if no hold issue conditions exist, instruction parcels can issue. At the end of the 3 CPs, the NIP register parcel is examined. If the NIP instruction is a 2-parcel instruction, 3 parcel issues occur before the interrupt. If the NIP instruction is a 1-parcel instruction, only 2 parcel issues occur before the interrupt.

PHYSICAL ORGANIZATION OF THE MAINFRAME

B

MAINFRAME

The CRAY-1 S mainframe is shown in figure B-1. The logic chassis are arranged two in each column in an arc about 2.5 feet in radius. The mainframe extends 270° around the arc. The columns are approximately 6.5 feet tall. At the base of the columns are cabinets for power supplies and cooling distribution systems. These cabinets are 1.5 feet high and extend outward approximately 2.5 feet. A summary of the physical characteristics follows:

- Dimensions

- Base - approximately 9 feet in diameter by 1.5 feet high

- Columns - approximately 5 feet in diameter by 6.5 feet high including height of base

- Logic chassis arranged two per column
- Approximately 1700 modules (maximum memory size)
- Approximately 130 standard module types
- Up to 288 IC packages per module
- Power consumption approximately 118 kW input for maximum memory size
- Refrigerant-22 cooled with refrigerant/water heat exchange
- Four memory options
- Weight 10,500 lbs (maximum memory size)

Viewing the mainframe from the top, the upper chassis are labeled A through L (A through H in the 8-column version) proceeding counterclockwise. In the same manner, the lower chassis are named M through X (M through T in the 8-column version). The general chassis layout is shown in figure B-2. In the 8-column version, the I, J, K, L, U, V, W, and X logic chassis are omitted.




Figure B-1. Physical organization of mainframe

MODULES

The CRAY-1 S Computer System uses a basic module construction throughout the machine. The module consists of two 6 x 8 inch printed circuit boards mounted on opposite sides of a heavy copper heat transfer plate. Each printed circuit module has capacity for a maximum of 288 integrated circuit (IC) packages and approximately 600 resistor packages.

A 4-million word mainframe has 1684 modules. Modules are arranged 72 per chassis as illustrated in figure B-2. There are over 130 module types. Usage varies from 1 to 568 modules per type. Each module type is identified by two letters. The first indicates the module series (A, D, F, G, H, J, M, R, S, T, V, and Z). The second letter identifies the type of module within a series.

The computation and I/O modules are on the eight chassis forming the center four columns. Each of the eight chassis on either side of the four center columns contains one of the memory banks.

Two supply voltages are used for each module: -5.2 volts for IC power; -2.0 volts for line termination.




Figure B-2. General chassis layout

Each module has 96 pin pairs for interconnecting to other modules. All interconnections are via twisted pair wire. The average utilization of pins is approximately 60 percent.

Each module has 144 available test points used for trouble shooting. Test points are driven by circuits that do not drive other loads.

CLOCK

All timing within the mainframe is controlled by a single-phase synchronous clock network. This clock has a period of 12.5 nanoseconds. All of the lines that carry the clock signal from the central clock source to the individual modules of the mainframe are of uniform length so that the leading edge of a clock signal arrives at all parts of the mainframe cabinet at the same time. A 3.3-nanosecond pulse (figure B-3) is formed on each module.




Figure B-3. Clock pulse waveform

POWER SUPPLIES

Thirty-two power supplies are used for the 12-column models, or 20 for the 8-column models. There are 20 -5.2 volt power supplies and 12 -2.0 volt power supplies in the 12-column version. There are 12 -5.2 volt power supplies and 8 -2.0 volt power supplies in the 8-column version. The supplies are divided into 12 or 8 groups, each group supplying one column. A logic column uses one -5.2 volt power supply and one -2.0 volt power supply. A memory column uses two -5.2 volt power supplies and one -2.0 volt power supply. The power supply design assumes a constant load. The power supplies do not have internal regulation but depend on the motor-generator to isolate and regulate incoming power. The power supplies use a 12-phase transformer, silicon diodes, balancing coil, and a filter choke to supply low ripple DC voltages. The entire supply is mounted on a refrigerant-22 cooled heat sink. Power is distributed via bus bars to the load.

COOLING

Modules in the mainframe are cooled by the exchange of heat from the module heat sink to the refrigerated cold bars. The module heat sink is wedged along both 8-inch edges to the cold bars. Cold bars are arranged in vertical columns with each column having capacity for 144 modules. The cold bar is cast aluminum and contains a stainless steel refrigerant tube.

References to software in this publication are limited to those features of the mainframe that provide for software or take it into consideration.

SYSTEM MONITOR

A monitor program is loaded at system deadstart and remains in Central Memory for as long as the system is used. Only the monitor program executes in CPU monitor mode and can execute monitor instructions. A program executing in monitor mode cannot be interrupted. A monitor program is designed to reference all of memory.

USER PROGRAM

A user program or object program, as referred to in this publication, means any program other than the monitor program. Generally, the term describes a job-oriented program but can also describe an operating system task that does not execute in monitor mode. A user program can be a machine language program such as a FORTRAN compiler or it can be a program resulting from compilation of FORTRAN statements by the compiler.

OPERATING SYSTEM

The operating system consists of a monitor program, object programs that perform system-related functions, compilers, assemblers, and various utility programs. The operating system is loaded into Central Memory and possibly onto mass storage during system deadstart. Features of the Cray Research supplied operating system and organization of storage, which is a function of the operating system, are described in the CRAY-OS Version 1 Reference Manual, publication SR-0011.

SYSTEM OPERATION

System operation begins at system deadstart. Deadstart is that sequence of operations required to start a program running in the computer after normal operation has been interrupted.

The deadstart sequence is initiated from the I/O Subsystem or the Maintenance Control Unit (MCU) depending on the model of the CRAY-1 S Computer System. The sequence is described in detail in section 5. During the deadstart sequence, a program containing an exchange package is loaded at absolute address 0 in the Central Memory. A signal from the MCU or I/O Subsystem causes the CRAY-1 S mainframe to begin execution of the program pointed to by the exchange package.

FLOATING-POINT RANGE ERRORS

Detecting a floating-point range error initiates an interrupt if the Floating-point Mode flag is set in the Mode register and monitor mode is not in effect. Through an instruction 0022, the programmer has the capability to clear the Floating-point Mode flag so that results going out of range are not interrupted. This is especially useful for the vector merge instruction used in subroutines such as TANGENT, where some results can be known to go out of range. At the end of the code sequence, the programmer normally resets the Floating-point Mode flag through an instruction 0021.

In code sequences that generate out-of-range values and the errors are true error conditions and the flag is not set, the programmer must check the results to determine if an out-of-range condition occurred. Normally, the scan can be done before the operation starts.

If a programmer clears the Floating-point Mode flag and wants it to remain cleared, the software Floating-point Mode flag must also be cleared before any library routines are called or the Floating-point Mode flag can set when the library routine exits.

CPU INSTRUCTION SUMMARY

D

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
000xxx	ERR	8-7	-	Error exit
+000ijk	ERR exp	8-7	-	Error exit
++0010jk	CA,Aj Ak	8-8	-	Set the channel (Aj) current address to (Ak) and begin the I/O sequence
++0011jk	CL,Aj Ak	8-8	-	Set the channel (Aj) limit address to (Ak)
++0012jx	CI,Aj	8-8	-	Clear channel (Aj) interrupt flag
++0013jx	XA Aj	8-8	-	Enter XA register with (Aj)
++0014j0	RT Sj	8-10	-	Enter RTC register with (Sj)
++§0014j4	PCI Sj	8-10	-	Enter interval register with (Sj)
++§0014x5	CCI	8-10	-	Clear PCI request
++§0014x6	ECI	8-10	-	Enable PCI request
++§0014x7	DCI	8-10	-	Disable PCI request
0020xk	VL Ak	8-12	-	Transmit (Ak) to VL register
+0020x0	VL 1	8-12	-	Transmit 1 to VL register
0021xx	EFI	8-13	-	Enable interrupt on floating-point error

+ Special syntax form

++ Privileged to monitor mode

§ Programmable clock option only

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
0022xx	DFI	8-13	-	Disable interrupt on floating-point error
003xjx	VM Sj	8-14	-	Transmit (Sj) to VM register
+003x0x	VM 0	8-14	-	Clear VM register
004xxx	EX	8-15	-	Normal exit
+004ijk	EX exp	8-15	-	Normal exit
005xjk	J Bjk	8-16	-	Jump to (Bjk)
006ijkm	J exp	8-17	-	Jump to exp
007ijkm	R exp	8-18	-	Return jump to exp; set B00 to P.
010ijkm	JAZ exp	8-19	-	Branch to exp if (A0)=0
011ijkm	JAN exp	8-19	-	Branch to exp if (A0)≠0
012ijkm	JAP exp	8-19	-	Branch to exp if (A0)≥0
013ijkm	JAM exp	8-19	-	Branch to exp if (A0)<0
014ijkm	JSZ exp	8-21	-	Branch to exp if (S0)=0
015ijkm	JSN exp	8-21	-	Branch to exp if (S0)≠0
016ijkm	JSP exp	8-21	-	Branch to exp if (S0)≥0
017ijkm	JSM exp	8-21	-	Branch to exp if (S0)<0
020ijkm	Ai exp	8-23	-	Transmit exp=jkm to Ai
021ijkm	Ai exp	8-23	-	Transmit exp=ones complement of jkm to Ai
022ijk	Ai exp	8-24	-	Transmit exp=jk to Ai
023ijx	Ai Sj	8-25	-	Transmit (Sj) to Ai
024ijk	Ai Bjk	8-26	-	Transmit (Bjk) to Ai

+ Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
025i <i>jk</i>	B <i>jk</i> A <i>i</i>	8-26	-	Transmit (A <i>i</i>) to B <i>jk</i>
026i <i>j0</i>	A <i>i</i> PS <i>j</i>	8-27	Pop/LZ	Population count of (S <i>j</i>) to A <i>i</i>
026i <i>j1</i>	A <i>i</i> QS <i>j</i>	8-27	Pop/LZ	Population count parity of (S <i>j</i>) to A <i>i</i>
027i <i>jx</i>	A <i>i</i> ZS <i>j</i>	8-28	Pop/LZ	Leading zero count of (S <i>j</i>) to A <i>i</i>
030i <i>jk</i>	A <i>i</i> A <i>j</i> +A <i>k</i>	8-29	A Int Add	Integer sum of (A <i>j</i>) and (A <i>k</i>) to A <i>i</i>
†030i0 <i>k</i>	A <i>i</i> A <i>k</i>	8-29	A Int Add	Transmit (A <i>k</i>) to A <i>i</i>
†030i <i>j0</i>	A <i>i</i> A <i>j</i> +1	8-29	A Int Add	Integer sum of (A <i>j</i>) and 1 to A <i>i</i>
031i <i>jk</i>	A <i>i</i> A <i>j</i> -A <i>k</i>	8-29	A Int Add	Integer difference of (A <i>j</i>) less (A <i>k</i>) to A <i>i</i>
†031i00	A <i>i</i> -1	8-29	A Int Add	Transmit -1 to A <i>i</i>
†031i0 <i>k</i>	A <i>i</i> -A <i>k</i>	8-29	A Int Add	Transmit the negative of (A <i>k</i>) to A <i>i</i>
†031i <i>j0</i>	A <i>i</i> A <i>j</i> -1	8-29	A Int Add	Integer difference of (A <i>j</i>) less 1 to A <i>i</i>
032i <i>jk</i>	A <i>i</i> A <i>j</i> *A <i>k</i>	8-30	A Int Mult	Integer product of (A <i>j</i>) and (A <i>k</i>) to A <i>i</i>
033i0 <i>x</i>	A <i>i</i> CI	8-31	-	Channel number to A <i>i</i> (i=j=0)
033i <i>j0</i>	A <i>i</i> CA,A <i>j</i>	8-31	-	Address of channel (A <i>j</i>) to A <i>i</i> (i≠0; k=0)
033i <i>j1</i>	A <i>i</i> CE,A <i>j</i>	8-31	-	Error flag of channel (A <i>j</i>) to A <i>i</i> (i≠0; k=1)
034i <i>jk</i>	B <i>jk</i> ,A <i>i</i> ,A0	8-32	Memory	Read (A <i>i</i>) words to B register <i>jk</i> from (A0)

† Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
<i>†034ijk</i>	<i>Bjk, Ai 0, A0</i>	8-32	Memory	Read (<i>Ai</i>) words to B register <i>jk</i> from (A0)
<i>035ijk</i>	<i>,A0 Bjk, Ai</i>	8-32	Memory	Store (<i>Ai</i>) words at B register <i>jk</i> to (A0)
<i>†035ijk</i>	<i>0, A0 Bjk, Ai</i>	8-32	Memory	Store (<i>Ai</i>) words at B register <i>jk</i> to (A0)
<i>036ijk</i>	<i>Tjk, Ai ,A0</i>	8-32	Memory	Read (<i>Ai</i>) words to T register <i>jk</i> from (A0)
<i>†036ijk</i>	<i>Tjk, Ai 0, A0</i>	8-32	Memory	Read (<i>Ai</i>) words to T register <i>jk</i> from (A0)
<i>037ijk</i>	<i>,A0 Tjk, Ai</i>	8-32	Memory	Store (<i>Ai</i>) words at T register <i>jk</i> to (A0)
<i>†037ijk</i>	<i>0, A0 Tjk, Ai</i>	8-32	Memory	Store (<i>Ai</i>) words at T register <i>jk</i> to (A0)
<i>040ijkm</i>	<i>Si exp</i>	8-34	-	Transmit <i>jk</i> m to <i>Si</i>
<i>041ijkm</i>	<i>Si exp</i>	8-34	-	Transmit <i>exp</i> =ones complement of <i>jk</i> m to <i>Si</i>
<i>042ijk</i>	<i>Si <exp</i>	8-35	S Logical	Form ones mask <i>exp</i> =64- <i>jk</i> bits in <i>Si</i> from the right
<i>†042ijk</i>	<i>Si #>exp</i>	8-35	S Logical	Form ones mask <i>exp</i> =64- <i>jk</i> bits in <i>Si</i> from the right
<i>†042i77</i>	<i>Si 1</i>	8-35	S Logical	Enter 1 into <i>Si</i>
<i>†042i00</i>	<i>Si -1</i>	8-35	S Logical	Enter -1 into <i>Si</i>
<i>043ijk</i>	<i>Si >exp</i>	8-35	S Logical	Form ones mask <i>exp</i> = <i>jk</i> bits in <i>Si</i> from the left
<i>†043ijk</i>	<i>Si #<exp</i>	8-35	S Logical	Form ones mask <i>exp</i> = <i>jk</i> bits in <i>Si</i> from the left
<i>†043i00</i>	<i>Si 0</i>	8-35	S Logical	Clear <i>Si</i>

† Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
044ijk	$S_i S_j \& S_k$	8-36	S Logical	Logical product of (S_j) and (S_k) to S_i
+044ij0	$S_i S_j \& SB$	8-36	S Logical	Sign bit of (S_j) to S_i
+044ij0	$S_i SB \& S_j$	8-36	S Logical	Sign bit of (S_j) to S_i ($j \neq 0$)
045ijk	$S_i \#S_k \& S_j$	8-36	S Logical	Logical product of (S_j) and ones complement of (S_k) to S_i
+045ij0	$S_i \#SB \& S_j$	8-36	S Logical	(S_j) with sign bit cleared to S_i
046ijk	$S_i S_j \backslash S_k$	8-36	S Logical	Logical difference of (S_j) and (S_k) to S_i
+046ij0	$S_i S_j \backslash SB$	8-36	S Logical	Toggle sign bit of S_j , then enter into S_i
+046ij0	$S_i SB \backslash S_j$	8-36	S Logical	Toggle sign bit of S_j , then enter into S_i ($j \neq 0$)
047ijk	$S_i \#S_j \backslash S_k$	8-36	S Logical	Logical equivalence of (S_k) and (S_j) to S_i
+047i0k	$S_i \#S_k$	8-36	S Logical	Transmit ones complement of (S_k) to S_i
+047ij0	$S_i \#S_j \backslash SB$	8-36	S Logical	Logical equivalence of (S_j) and sign bit to S_i
+047ij0	$S_i \#SB \backslash S_j$	8-36	S Logical	Logical equivalence of (S_j) and sign bit to S_i ($j \neq 0$)
+047i00	$S_i \#SB$	8-36	S Logical	Enter ones complement of sign bit into S_i
050ijk	$S_i S_j !S_i \& S_k$	8-36	S Logical	Logical product of (S_j) and (S_k) complement ORed with logical product of (S_j) and (S_k) to S_i
+050ij0	$S_i S_j !S_i \& SB$	8-36	S Logical	Scalar merge of (S_i) and sign bit of (S_j) to S_i

+ Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
051ijk	Si Sj!Sk	8-36	S Logical	Logical sum of (Sj) and (Sk) to Si
*051i0k	Si Sk	8-36	S Logical	Transmit (Sk) to Si
*051ij0	Si Sj!SB	8-36	S Logical	Logical sum of (Sj) and sign bit to Si
*051ij0	Si SB!Sj	8-36	S Logical	Logical sum of (Sj) and sign bit to Si (j≠0)
*051i00	Si SB	8-36	S Logical	Enter sign bit into Si
052ijk	S0 Si<exp	8-40	S Shift	Shift (Si) left exp=jk places to S0
053ijk	S0 Si>exp	8-40	S Shift	Shift (Si) right exp=64-jk places to S0
054ijk	Si Si<exp	8-40	S Shift	Shift (Si) left exp=jk places
055ijk	Si Si>exp	8-40	S Shift	Shift (Si) right exp=64-jk places
056ijk	Si Si,Sj<Ak	8-41	S Shift	Shift (Si and Sj) left (Ak) places to Si
*056ij0	Si Si,Sj<1	8-41	S Shift	Shift (Si and Sj) left one place to Si
*056i0k	Si Si<Ak	8-41	S Shift	Shift (Si) left (Ak) places to Si
057ijk	Si Sj,Si>Ak	8-41	S Shift	Shift (Sj and Si) right (Ak) places to Si
*057ij0	Si Sj,Si>1	8-41	S Shift	Shift (Sj and Si) right one place to Si
*057i0k	Si Si>Ak	8-41	S Shift	Shift (Si) right (Ak) places to Si
060ijk	Si Sj+Sk	8-43	S Int Add	Integer sum of (Sj) and (Sk) to Si

* Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
061i jk	$S_i \quad S_j - S_k$	8-43	S Int Add	Integer difference of (S_j) and (S_k) to S_i
\dagger 061i0k	$S_i \quad -S_k$	8-43	S Int Add	Transmit negative of (S_k) to S_i
062i jk	$S_i \quad S_j + F S_k$	8-44	Fp Add	Floating-point sum of (S_j) and (S_k) to S_i
\dagger 062i0k	$S_i \quad +F S_k$	8-44	Fp Add	Normalize (S_k) to S_i
063i jk	$S_i \quad S_j - F S_k$	8-44	Fp Add	Floating-point difference of (S_j) and (S_k) to S_i
\dagger 063i0k	$S_i \quad -F S_k$	8-44	Fp Add	Transmit normalized negative of (S_k) to S_i
064i jk	$S_i \quad S_j * F S_k$	8-46	Fp Mult	Floating-point product of (S_j) and (S_k) to S_i
065i jk	$S_i \quad S_j * H S_k$	8-46	Fp Mult	Half-precision rounded floating-point product of (S_j) and (S_k) to S_i
066i jk	$S_i \quad S_j * R S_k$	8-46	Fp Mult	Full-precision rounded floating-point product of (S_j) and (S_k) to S_i
067i jk	$S_i \quad S_j * I S_k$	8-46	Fp Mult	2-Floating-point product of (S_j) and (S_k) to S_i
070i jx	$S_i \quad /H S_j$	8-48	Fp Rcpl	Floating-point reciprocal approximation of (S_j) to S_i
071i0k	$S_i \quad A_k$	8-49	-	Transmit (A_k) to S_i with no sign extension
071i1k	$S_i \quad +A_k$	8-49	-	Transmit (A_k) to S_i with sign extension
071i2k	$S_i \quad +F A_k$	8-49	-	Transmit (A_k) to S_i as unnormalized floating-point number

\dagger Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
071i3x	Si 0.6	8-49	-	Transmit constant 0.75*2**48 to Si
071i4x	Si 0.4	8-49	-	Transmit constant 0.5 to Si
071i5x	Si 1.	8-49	-	Transmit constant 1.0 to Si
071i6x	Si 2.	8-49	-	Transmit constant 2.0 to Si
071i7x	Si 4.	8-49	-	Transmit constant 4.0 to Si
072ixx	Si RT	8-51	-	Transmit (RTC) to Si
073ixx	Si VM	8-51	-	Transmit (VM) to Si
074ijk	Si Tjk	8-51	-	Transmit (Tjk) to Si
075ijk	Tjk Si	8-51	-	Transmit (Si) to Tjk
076ijk	Si Vj,Ak	8-52	-	Transmit (Vj, element (Ak)) to Si
077ijk	Vi,Ak Sj	8-52	-	Transmit (Sj) to Vi element (Ak)
+077i0k	Vi,Ak 0	8-52	-	Clear Vi element (Ak)
10hijkm	Ai exp,Ah	8-53	Memory	Read from ((Ah)+exp) to Ai (A0=0)
+100ijkm	Ai exp,0	8-53	Memory	Read from (exp) to Ai
+100ijkm	Ai exp,	8-53	Memory	Read from (exp) to Ai
+10hi000	Ai ,Ah	8-53	Memory	Read from (Ah) to Ai
11hijkm	exp,Ah Ai	8-53	Memory	Store (Ai) to (Ah)+exp (A0=0)
+110ijkm	exp,0 Ai	8-53	Memory	Store (Ai) to exp
+110ijkm	exp, Ai	8-53	Memory	Store (Ai) to exp

+ Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
$\dagger 11hi000$,Ah Ai	8-53	Memory	Store (Ai) to (Ah)
$12hijkm$	Si exp,Ah	8-53	Memory	Read from ((Ah)+exp) to Si (A0=0)
$\dagger 120ijkm$	Si exp,0	8-53	Memory	Read from (exp) to Si
$\dagger 120ijkm$	Si exp,	8-53	Memory	Read from (exp) to Si
$\dagger 12hi000$	Si ,Ah	8-53	Memory	Read from (Ah) to Si
$13hijkm$	exp,Ah Si	8-53	Memory	Store (Si) to (Ah)+exp (A0=0)
$\dagger 130ijkm$	exp,0 Si	8-53	Memory	Store (Si) to exp
$\dagger 130ijkm$	exp, Si	8-53	Memory	Store (Si) to exp
$\dagger 13hi000$,Ah Si	8-53	Memory	Store (Si) to (Ah)
$140ijk$	Vi Sj&Vk	8-55	V Logical	Logical products of (Sj) and (Vk) to Vi
$141ijk$	Vi Vj&Vk	8-55	V Logical	Logical products of (Vj) and (Vk) to Vi
$142ijk$	Vi Sj!Vk	8-55	V Logical	Logical sums of (Sj) and (Vk) to Vi
$\dagger 142i0k$	Vi Vk	8-55	V Logical	Transmit (Vk) to Vi
$143ijk$	Vi Vj!Vk	8-55	V Logical	Logical sums of (Vj) and (Vk) to Vi
$144ijk$	Vi Sj\Vk	8-55	V Logical	Logical differences of (Sj) and (Vk) to Vi
$145ijk$	Vi Vj\Vk	8-55	V Logical	Logical differences of (Vj) and (Vk) to Vi
$\dagger 145iii$	Vi 0	8-55	V Logical	Clear Vi
$146ijk$	Vi Sj!Vk&VM	8-55	V Logical	Transmit (Sj) if VM bit=1; (Vk) if VM bit=0 to Vi.

\dagger Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
$\dagger 146i0k$	$V_i \#VM\&V_k$	8-55	V Logical	Vector merge of (V_k) and 0 to V_i
147 ijk	$V_i V_j!V_k\&VM$	8-55	V Logical	Transmit (V_j) if VM bit=1; (V_k) if VM bit=0 to V_i .
150 ijk	$V_i V_j<A_k$	8-59	V Shift	Shift (V_j) left (A_k) places to V_i
$\dagger 150i.j0$	$V_i V_j<1$	8-59	V Shift	Shift (V_j) left one place to V_i
151 ijk	$V_i V_j>A_k$	8-59	V Shift	Shift (V_j) right (A_k) places to V_i
$\dagger 151i.j0$	$V_i V_j>1$	8-59	V Shift	Shift (V_j) right one place to V_i
152 ijk	$V_i V_j,V_j<A_k$	8-61	V Shift	Double Shift (V_j) left (A_k) places to V_i
$\dagger 152i.j0$	$V_i V_j,V_j<1$	8-61	V Shift	Double shift (V_j) left one place to V_i
153 ijk	$V_i V_j,V_j>A_k$	8-61	V Shift	Double shift (V_j) right (A_k) places to V_i
$\dagger 153i.j0$	$V_i V_j,V_j>1$	8-61	V Shift	Double shift (V_j) right one place to V_i
154 ijk	$V_i S_j+V_k$	8-66	V Int Add	Integer sums of (S_j) and (V_k) to V_i
155 ijk	$V_i V_j+V_k$	8-66	V Int Add	Integer sums of (V_j) and (V_k) to V_i
156 ijk	$V_i S_j-V_k$	8-66	V Int Add	Integer differences of (S_j) and (V_k) to V_i
$\dagger 156i0k$	$V_i -V_k$	8-66	V Int Add	Transmit negative of (V_k) to V_i
157 ijk	$V_i V_j-V_k$	8-66	V Int Add	Integer differences of (V_j) and (V_k) to V_i

\dagger Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
160ijk	vi Sj*FVk	8-68	Fp Mult	Floating-point products of (Sj) and (Vk) to Vi
161ijk	vi Vj*FVk	8-68	Fp Mult	Floating-point products of (Vj) and (Vk) to Vi
162ijk	vi Sj*HVK	8-68	Fp Mult	Half-precision rounded floating-point products of (Sj) and (Vk) to Vi
163ijk	vi Vj*HVK	8-68	Fp Mult	Half-precision rounded floating-point products of (Vj) and (Vk) to Vi
164ijk	vi Sj*RVk	8-68	Fp Mult	Rounded floating-point products of (Sj) and (Vk) to Vi
165ijk	vi Vj*RVk	8-68	Fp Mult	Rounded floating-point products of (Vj) and (Vk) to Vi
166ijk	vi Sj*IVk	8-68	Fp Mult	2-floating-point products of (Sj) and (Vk) to Vi
167ijk	vi Vj*IVk	8-68	Fp Mult	2-floating-point products of (Vj) and (Vk) to Vi
170ijk	vi Sj+FVk	8-71	Fp Add	Floating-point sums of (Sj) and (Vk) to Vi
+170i0k	vi +FVk	8-71	Fp Add	Normalize (Vk) to Vi
171ijk	vi Vj+FVk	8-71	Fp Add	Floating-point sums of (Vj) and (Vk) to Vi
172ijk	vi Sj-FVk	8-71	Fp Add	Floating-point differences of (Sj) and (Vk) to Vi
+172i0k	vi -FVk	8-71	Fp Add	Transmit normalized negatives of (Vk) to Vi
173ijk	vi Vj-FVk	8-71	Fp Add	Floating-point differences of (Vj) and (Vk) to Vi

+ Special syntax form

<u>CRAY-1</u>	<u>CAL</u>	<u>PAGE</u>	<u>UNIT</u>	<u>DESCRIPTION</u>
174 <i>ij</i> 0	<i>Vi</i> /HV <i>j</i>	8-73	Fp Rcpl	Floating-point reciprocal approximations of (<i>Vj</i>) to <i>Vi</i>
174 <i>ij</i> 1	<i>Vi</i> PV <i>j</i>	8-74	V Pop	Population counts of (<i>Vj</i>) to <i>Vi</i>
174 <i>ij</i> 2	<i>Vi</i> QV <i>j</i>	8-74	V Pop	Population count parities of (<i>Vj</i>) to <i>Vi</i>
175 <i>xj</i> 0	VM <i>Vj</i> ,Z	8-75	V Logical	VM=1 where (<i>Vj</i>)=0
175 <i>xj</i> 1	VM <i>Vj</i> ,N	8-75	V Logical	VM=1 where (<i>Vj</i>)≠0
175 <i>xj</i> 2	VM <i>Vj</i> ,P	8-75	V Logical	VM=1 where (<i>Vj</i>) positive
175 <i>xj</i> 3	VM <i>Vj</i> ,M	8-75	V Logical	VM=1 where (<i>Vj</i>) negative
176 <i>ixk</i>	<i>Vi</i> ,A0,A <i>k</i>	8-77	Memory	Read (VL) words to <i>Vi</i> from (A0) incremented by (A <i>k</i>)
†176 <i>ix</i> 0	<i>Vi</i> ,A0,1	8-77	Memory	Read (VL) words to <i>Vi</i> from (A0) incremented by 1
177 <i>xjk</i>	,A0,A <i>k</i> <i>Vj</i>	8-77	Memory	Store (VL) words from <i>Vj</i> to (A0) incremented by (A <i>k</i>)
†177 <i>xj</i> 0	,A0,1 <i>Vj</i>	8-77	Memory	Store (VL) words from <i>Vj</i> to (A0) incremented by 1

Legend:

A	Address
Fp	Floating-point
Int	Integer
Pop	Population/Parity
Pop/LZ	Population/Leading Zero
Rcpl	Reciprocal Approximation
S	Scalar
V	Vector

† Special syntax form

INDEX

INDEX

- A register, see Address registers
- Addition algorithm, 6-24
- Address Add functional unit, 6-2, 6-12
- Address functional units, 6-12
- Address Multiply functional unit, 6-2, 6-12
- Address processing, 6-1
- Address registers, 3-5, 6-2
- AND function, 6-31
- Arithmetic operations, 6-20
 - floating-point, 6-21
 - integer, 6-20
- Asynchronous channels, 7-2, 7-8, 7-22
- Auxiliary I/O Processor, 2-3, 2-10, 3-7, 7-1

- B registers, see Intermediate address registers
- BA, see Base Address register
- Base Address register (BA), 5-14
- Beginning address registers, 5-4
- BIOP, see Buffer I/O Processor
- Block length restrictions, 7-19, 7-21
- Block transfers, 4-1, 6-2, 6-6
- Branching
 - backward, 5-4
 - forward, 5-4
- Buffer I/O Processor, 2-3, 2-10, 3-7, 7-1
- Buffer Memory, 1-7

- CA register, see Current Address register
- CAL, see Cray Assembler Language
- Central Memory, 3-1, 3-4, 4-1
 - 8-bank phasing, 4-5
 - access, 4-1, 7-23
 - access time, 3-4, 4-1
 - addressing, 4-4
 - 8 banks, 4-4
 - 16 banks, 4-4
 - bank conflicts, 7-25
 - conflicts, 4-2
 - cycle time, 4-1
 - data path with SECDED, 4-6
 - error correction/error detection (SECDED), 4-5
 - error data, 5-7
 - field protection, 5-13
 - organization, 4-3
 - size, 3-4, 4-1
 - speed control, 4-4, 6-10
 - transfer rate, 3-4
- Central Processing Unit, 1-5, 3-1
 - computation section, 1-5, 3-1, 3-5, 6-1
- Central Processing Unit (continued)
 - control paths, 3-3
 - control section, 3-1, 3-5, 5-1
 - data paths, 3-3
 - input/output section, 3-7, 7-1
 - instruction summary, D-1
 - instructions, 8-1
 - memory section, 3-1, 3-4, 4-1
 - organization, 3-1
 - speed, 1-4
 - timing information, A-1
- Chain slot time, 6-9
- Channel bits
 - data bits, 7-8, 7-10, 7-12, 7-14, 7-18, 7-19
 - parity bits, 7-8, 7-10, 7-13, 7-15, 7-18, 7-19
- Channel block length restrictions, 7-19, 7-21
- Channel control signals, 7-4
- Channel groups, 7-3
- Channel I/O control, 7-24
- Channel Limit register (CL), 7-3
- Channel operation, 7-3
- Channel programming
 - input, 7-5
 - input channel error conditions, 7-6
 - output, 7-7
 - output channel error conditions, 7-7
- Channel signals
 - clock, 7-19, 7-21
 - disconnect, 7-10, 7-12, 7-14, 7-16, 7-18, 7-21
 - Master Clear, 7-10, 7-16, 7-21, 7-22
 - ready, 7-8, 7-11, 7-14, 7-16, 7-18, 7-21
 - resume, 7-9, 7-12, 7-14, 7-16, 7-18, 7-21
- Channel word assembly/disassembly, 7-4
- Channels
 - asynchronous, 7-2, 7-8, 7-12
 - high-speed input channel signal exchange, 7-13
 - high-speed output channel signal exchange, 7-15
 - input channel signal exchange, 7-9
 - output channel signal exchange, 7-11
 - sequence, 7-22, 7-23
 - input channels, 7-8, 7-12, 7-16,
 - output channels, 7-10, 7-14, 7-19
 - Memory, 2-3, 2-10, 3-1
 - synchronous, 7-2, 7-16
 - input channel signal exchange, 7-17

- output channel signal exchange, 7-20
 - sequence, 7-23
- CIP, see Current Instruction Parcel register
- CL register, see Channel Limit register
- Clear programmable clock interrupt request, 5-17
- Clock, 7-19, 7-21, B-4
 - Programmable, 5-15
- Clock period, 3-4
- Clock pulse waveform, B-4
- Computation section, 1-5, 3-5, 3-6
- Condensing units, 1-12
- Configuration, 1-4, 2-1, 2-7
- Control section, 3-1, 3-5, 5-1
- Conventions
 - Clock period, 3-4
 - Italics, 3-2
 - Number conventions, 3-2
 - Register conventions, 3-2
- Cooling, B-5
- CPU, see Central Processing Unit
- Cray Assembler Language, 8-5
- CRAY-1 S Computer System, 1-3
 - characteristics, 1-4
 - components, 1-1, 1-3
 - configuration, 2-1
 - models, 1-7, 2-1
- Current Address register (CA), 7-3
- Current Instruction Parcel register (CIP), 5-2
- Data bits, 7-8, 7-10, 7-12, 7-14, 7-18, 7-19
- Data transfer
 - I/O Subsystem, 7-1
 - Solid-state Storage Device, 7-2
- DCU-4, see Disk controller unit
- DD-29, see Disk storage unit
- Deadstart, 2-12
 - sequence, 5-17
- Derivation of the division algorithm, 6-28
- DIOP, see Disk I/O Processor
- Direct memory access ports (DMA), 2-3
- Disconnect signal, 7-10, 7-12, 7-14, 7-16, 7-18, 7-21
- Disk controller unit (DCU-4), 1-8
- Disk I/O Processor, 2-3, 2-10, 3-7, 7-1
- Disk storage unit (DD-29), 1-8, 2-12
- Division algorithm, 6-27
- DMA, see Direct memory access ports
- Double-precision numbers, 6-24
- DSU, see Disk storage unit
- E - error type, 5-7
- Error correction/error detection, (SECDED)
 - description, 4-5
 - matrix, 4-7
- Exchange Address register (XA), 5-8, 6-3
- Exchange mechanism, 5-5
- Exchange package, 5-5
 - Active, 5-10
 - Management, 5-12
- Exchange registers, 5-8
- Exchange sequence, 5-10
 - initiate, 5-11
 - initiated by deadstart sequence, 5-10
 - initiated by interrupt flag set, 5-11
 - initiated by program exit, 5-11
 - issue conditions, 5-11
- Exclusive NOR function, 6-32
- Exclusive OR function, 6-32
- F register, see Flag register
- Fetch operations, 4-2
- First word address (FWA), 5-8, 6-9, 7-5, 7-7
- Flag register (F), 5-9
- Flags, 5-8
- Floating-point addition, 6-24
- Floating-point arithmetic, 3-5, 6-21
- Floating-point data formats, 6-21
- Floating-point multiply partial-product sums pyramid, 6-26
- Floating-point range errors, 6-22, C-2
- Floating-point subtraction, 6-24
- Front-end computers, 1-15, 2-9
 - interfaces, 1-15, 2-8
- Functional units, 6-11
 - address, 6-2, 6-12
 - address add, 6-2, 6-12
 - address multiply, 6-2, 6-12
 - floating-point, 6-15
 - floating-point add, 6-16, 6-22
 - floating-point multiply, 6-16, 6-23
 - reciprocal approximation, 6-16, 6-24, 6-27
 - scalar, 6-5, 6-12
 - scalar add, 6-13
 - scalar logical, 6-13
 - scalar population/parity/leading zero, 6-13
 - scalar shift, 6-13
 - vector, 6-7, 6-14
 - vector add, 6-14
 - vector logical, 6-15
 - vector population/parity, 6-15
 - vector shift, 6-15
- FWA, see First word address
- g field, 8-1
- h field, 8-1
- Hold issue, A-4
- Hold memory, A-5
- i field, 8-1
- I/O, see Input/output
- I/O channel operation, 7-3
- I/O instructions, 7-3
- I/O interrupts, 7-4
- I/O lockout, 7-25
- I/O memory addressing, 7-26
- I/O memory conflicts, 7-25

- I/O memory reference, 4-2
- I/O memory request conditions, 7-26
- I/O Processor, 1-7, 2-10, 7-2
- I/O program flowchart, 7-5
- I/O Subsystem, 1-7
 - chassis, 1-7
 - communication, 2-10
 - data transfer, 7-1
 - power distribution unit, 1-13
- ICD, see Interrupt Countdown counter
- II, see Interrupt Interval register
- Inclusive OR function, 6-32
- Input channels, 7-8, 7-12, 7-16
 - error conditions, 7-6
 - programming, 7-5
 - signal exchange, 7-9, 7-13, 7-17
- Input/output, 1-4
- Input/output channels, 3-7, 7-2
- Input/output section, 3-1, 3-7, 7-1
- Instruction buffers, 5-3
 - backward branching, 5-4
 - forward branching, 5-4
 - in-buffer condition, 5-4
 - out-of-buffer condition, 5-4
- Instruction control, 5-1
- Instruction issue, 5-1, 8-4
- Instruction parcel, 5-2
- Instructions, 5-16, 8-1, D-1
 - descriptions, 8-5
 - fields, 8-1
 - formats, 8-1
 - functional unit used, D-1
 - programmable clock, 5-16
 - summary, D-1
- Integer arithmetic, 3-5, 6-20
- Integer data formats, 6-20
- Integer multiply in Floating-point Multiply
 - functional unit, 6-24
- Interfaces, 1-15, 2-8
- Intermediate address registers (B), 3-5, 6-4
- Intermediate scalar registers (T), 6-5
- Interrupt Countdown counter (ICD), 5-16
- Interrupt Interval register (II), 5-16
- Interrupt timing, A-6
- IOP, see I/O Processor
- Italics, 3-2

- j* field, 8-1

- k* field, 8-1

- LA, see Limit Address register
- Last word address, 7-5, 7-7
- Limit Address register (LA), 5-14
- LIP, see Lower Instruction Parcel register
- Local Memory, 7-1
- Logical operations, 6-31
 - AND function, 6-31
 - exclusive NOR function, 6-32
 - exclusive OR function, 6-32
 - inclusive OR function, 6-32
- mask, 6-32
- Lower Instruction Parcel register (LIP), 5-3
- LWA, see Last word address

- M, see Mode register
- m* field, 8-2
- Machine minimum, 6-23
- Mainframe
 - chassis, 1-5, B-3
 - clock, B-4
 - cooling, B-5
 - modules, B-2
 - physical characteristics, 1-4
 - physical organization, B-1
 - power distribution unit, 1-13
 - power supplies, B-4
- Maintenance control unit (MCU), 1-6
 - communication, 2-9
- Mask operation, 6-32
- Mass storage, 1-4, 1-8
- Master Clear signal, 7-10, 7-16, 7-21, 7-22
- Master I/O Processor, 2-3, 2-10, 3-7, 7-1
- MCU, see Maintenance control unit
- Memories, 1-4
- Memory, see Central Memory
- Memory Channel, 2-3, 2-10, 3-1, 3-7, 7-1
- Memory error data fields, 5-7
 - error type (E), 5-7
 - read address (R'RAB), 5-8
 - read mode (R), 5-7
 - syndrome (S), 5-7
- Memory field protection, 5-13
- Memory section, see Central Memory
- MIOP, see Master I/O Processor
- Mode register (M), 5-8
- Models of CRAY-1 S Series of Computer
 - Systems, 1-2
 - S/500, 1-8, 2-1
 - S/1000, 1-8, 2-1
 - S/1200, 1-7, 2-2
 - S/1300, 1-7, 2-3
 - S/1400, 1-7, 2-5
 - S/2200, 1-7, 2-2
 - S/2300, 1-7, 2-3
 - S/2400, 1-7, 2-5
 - S/4200, 1-7, 2-2
 - S/4300, 1-7, 2-3
 - S/4400, 1-7, 2-5
- Modules, B-1
- Motor-generator units, 1-14
- Multiplication algorithm, 6-25
 - full-precision, 6-26
 - half-precision, 6-26

- Newton's method, 6-27
- Next Instruction Parcel register (NIP), 5-2
- NIP, see Next Instruction Parcel register
- Normalized floating-point numbers, 6-22
- Number conventions, 3-2

- One-parcel instruction format, 8-1
- Operand range error, 5-15
- Operating registers, 6-1
- Operating system, C-1
- Out-of range conditions, 6-23
- Output channels, 7-10, 7-14, 7-16
 - error conditions, 7-7
 - programming, 7-7
 - signal exchange, 7-11, 7-15, 7-20
- Overflow, 6-22

- P, see Program Address register
- Parity bits, 7-8, 7-10, 7-13, 7-15, 7-18, 7-19
- Parity error, 7-6
- Phasing, 4-5
- Power distribution units, 1-13
- Power supplies, B-4
- Primary registers, 6-2
- Program Address register (P), 5-2
- Program range error, 5-14
- Programmable clock, 5-15
 - clear interrupt request, 5-17
- Programmed Master Clear to external device 7-22
 - asynchronous channels, 7-22
 - synchronous channels, 7-23

- R - read mode, 5-7
- R'RAB - read address, 5-8
- Ready signal, 7-8, 7-11, 7-14, 7-16, 7-18, 7-21
- Real-time clock, 5-14
- Reciprocal approximation functional unit, 6-24
- Recursive characteristic of vector functional units, 6-17
- Register conventions, 3-2
- Registers, 5-2, 6-3
 - Address registers, 3-5, 6-2
 - Base Address register (BA), 5-14
 - Beginning address registers, 5-4
 - Channel Limit register (CL), 7-3
 - Current Address register (CA), 7-3
 - Current Instruction Parcel register (CIP) 5-2
 - Exchange Address register (XA), 5-8, 6-3
 - Exchange registers, 5-8
 - Flag register (F), 5-9
 - Intermediate address registers (B), 3-5, 6-4
 - Intermediate scalar registers (T), 6-5
 - Interrupt Interval register (II), 5-16
 - Limit Address register (LA), 5-14
 - Lower Instruction Parcel register (LIP), 5-3
 - Mode register (M), 5-8
 - Next Instruction Parcel register (NIP), 5-2
 - Operating registers, 6-1
 - Primary registers, 6-2
 - Program Address register (P), 5-2

- Scalar registers, 3-5, 6-5
- Special register values, 8-4
- Vector control registers, 6-10
- Vector Length register (VL), 6-3, 6-10
- Vector Mask register (VM), 6-11
- Vector registers, 3-5, 6-7
- Resume signal, 7-9, 7-12, 7-14, 7-16, 7-18, 7-21

- S - syndrome, 5-7
- S registers, see Scalar registers
- Scalar Add functional unit, 6-13
- Scalar functional units, 6-5
- Scalar instruction timing, A-1
- Scalar Logical functional unit, 6-13
- Scalar Population/Parity/Leading Zero functional unit, 6-13
- Scalar processing, 3-5, 6-1
- Scalar reference, 4-2
- Scalar registers, 3-5, 6-5
- Scalar Shift functional unit, 6-13
- SECDED, see Central Memory
- Sequence for asynchronous channels, 7-22
- Sequence for high-speed asynchronous channels, 7-23
- Sequence for synchronous channels, 7-23
- Software considerations, C-1
 - floating-point range errors, C-2
 - operating system, C-1
 - system monitor, C-1
 - system operation, 2-9, C-2
 - user program, C-1
- Solid-state Storage Device (SSD), 1-11
 - chassis, 1-11
 - configured with CRAY-1 S System, 2-7
 - data transfer, 7-2
 - power distribution unit, 1-13
- Special register values, 8-4
- Speed control, 4-4
- SSD, see Solid-state Storage Device
- Summary of CPU timing information, A-1
- Synchronous channels, 7-2, 7-16, 7-23
- System
 - components, 1-1, 1-3
 - configuration, 2-1
 - monitor, C-1
 - operation, 2-9, C-2

- T registers, see Intermediate scalar registers
- Timing information, A-1
- Two-parcel instruction format, 8-2
- Twos complement integer arithmetic, 6-20

- Unexpected Ready signal, 7-6
- User program, C-1

- V registers, see Vector registers
- Vector, 3-5
- Vector Add functional unit, 6-14

- Vector control registers, 6-10
- Vector functional unit reservation, 6-14
- Vector functional units, 6-7, 6-14
- Vector instruction timing, A-3
- Vector left double shift, 8-62
- Vector Length register (VL), 6-3, 6-10
- Vector Logical functional unit, 6-15
- Vector Mask register (VM), 6-11
- Vector memory rate, 4-5
- Vector operation, 3-5, 6-8, 6-17
- Vector Population/Parity functional unit, 6-15
- Vector processing, 6-1
- Vector registers, 3-5, 6-7
 - conflict, 6-8
 - reservations, 6-9
- Vector right double shift, 8-63
- Vector Shift functional unit, 6-15
- VL, see Vector Length register
- VM, see Vector Mask register

- XA, see Exchange Address register
- XIOP, see Auxiliary I/O Processor

READERS COMMENT FORM

CRAY-1 S Series Mainframe Reference Manual

HR-0029

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

NAME _____

JOB TITLE _____

FIRM _____

ADDRESS _____

CITY _____ STATE _____ ZIP _____



CUT ALONG THIS LINE

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES

BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST PAUL MN

POSTAGE WILL BE PAID BY ADDRESSEE

CRAY
RESEARCH, INC.

Attention:
PUBLICATIONS

1440 Northland Drive
Mendota Heights, MN 55120
U.S.A.



FOLD

STAPLE

READERS COMMENT FORM

CRAY-1 S Series Mainframe Reference Manual

HR-0029

Your comments help us to improve the quality and usefulness of our publications. Please use the space provided below to share with us your comments. When possible, please give specific page and paragraph references.

NAME _____

JOB TITLE _____

FIRM _____


ADDRESS _____

CITY _____ STATE _____ ZIP _____



CUT ALONG THIS LINE

FOLD



NO POSTAGE
NECESSARY
IF MAILED
IN THE
UNITED STATES



BUSINESS REPLY CARD

FIRST CLASS PERMIT NO 6184 ST PAUL, MN

POSTAGE WILL BE PAID BY ADDRESSEE

CRAY
RESEARCH, INC.

Attention:
PUBLICATIONS

1440 Northland Drive
Mendota Heights, MN 55120
U.S.A.

FOLD

STAPLE

Cray Research, Inc.
Publications Department
1440 Northland Drive
Mendota Heights, MN 55120
612-452-6650
TLX 298444