[HR]

OpenVMS Alpha Guide to Upgrading Privileged-Code Applications

Contents (summary)

Chapter 1 Introduction
Part I Privileged-Code Changes
Chapter 2 Upgrading Privileged Software to OpenVMS Alpha Version 7.0
Chapter 3 Replacements for Removed Privileged Symbols
Part II Enhancing Privileged-Code Applications
Chapter 4 Modifying Device Drivers to Support 64-Bit Addressing
Chapter 5 Modifying User-Written System Services
Chapter 6 Kernel Threads Process Structure
Part Appendixes Routines, Data Structures, and Macros
Appendix A Data Structure Changes
Appendix B I/O Support Routine Changes
Appendix C Kernel Threads Routines and Macros
Index
Figures
Examples
Tables

Contents

Chapter 1 Introduction
Part I Privileged-Code Changes
Chapter 2 Upgrading Privileged Software to OpenVMS Alpha Version 7.0
- 2.1 Recommendations for Upgrading Privileged-Code Applications
  - 2.1.1 Summary of Infrastructure Changes
  - 2.1.2 Changes Not Identified by Warning Messages
- 2.2 I/O Changes
  - 2.2.1 Impact of IRPE Data Structure Changes
  - 2.2.2 Impact of MMG_STD$IOLOCK, MMG_STD$UNLOCK Changes
    - 2.2.2.1 Direct I/O Functions
  - 2.2.3 Impact of MMG_STD$SVAPTECHK Changes
  - 2.2.4 Impact of PFN Database Entry Changes
  - 2.2.5 Impact of IRP Changes
- 2.3 General Memory Management Infrastructure Changes
  - 2.3.1 Location of Process Page Tables
  - 2.3.2 Interpretation of Global and Process Section Table Index
  - 2.3.3 Location of Process and System Working Set Lists
  - 2.3.4 Size of a Working Set List Entry
  - 2.3.5 Location of Page Frame Number (PFN) Database
  - 2.3.6 Format of PFN Database Entry
  - 2.3.7 Process Header WSLX and BAK Arrays
  - 2.3.8 Free S0/S1 System Page Table Entry List
  - 2.3.9 Location of the Global Page Table
  - 2.3.10 Free Global Page Table Entry List
  - 2.3.11 Region Descriptor Entries (RDEs)
- 2.4 Kernel Threads Changes
  - 2.4.1 The CPU$L_CURKTB Field
  - 2.4.2 Mutex Locking
  - 2.4.3 Scheduling Routines
  - 2.4.4 New MWAIT State
  - 2.4.5 System Services Dispatching
  - 2.4.6 ASTs
  - 2.4.7 TB Invalidation and Macros
  - 2.4.8 New PCB/KTB Fields
  - 2.4.9 CTL$AL_STACK and CTL$AL_STACKLIM
  - 2.4.10 Floating-Point Register and Execution Data Block (FRED)
- 2.5 Registering Images That Have Version Dependencies
  - 2.5.1 Version Identification (ID) Number Change to Three Subsystems
Chapter 3 Replacements for Removed Privileged Symbols
- 3.1 Removed Date Structure Fields
- 3.2 Removed Routines
- 3.3 Removed Macros
  - 3.3.1 Removed MACRO-32 Macros Formerly in SYS$LIBRARY:LIB.MLB
  - 3.3.2 C Header Files Removed From SYS$LIBRARY:SYS$LIB_C.TLB
- 3.4 Removed System Data Cells
Part II Enhancing Privileged-Code Applications
Chapter 4 Modifying Device Drivers to Support 64-Bit Addressing
- 4.1 Recommendations for Modifying Device Drivers
- 4.2 Mixed Pointer Environment in C
- 4.3 $QIO Support for 64-Bit Addresses
- 4.4 Declaring Support for 64-Bit Addresses in Drivers
  - 4.4.1 Drivers Written in C
  - 4.4.2 Drivers Written in MACRO-32
  - 4.4.3 Drivers Written in BLISS
- 4.5 I/O Mechanisms
  - 4.5.1 Simple Buffered I/O
  - 4.5.2 Direct I/O
  - 4.5.3 Direct I/O Buffer Map (DIOBM)
  - 4.5.4 64-Bit ASTs
  - 4.5.5 64-Bit ACB within the IRP
  - 4.5.6 I/O Function Definitions
- 4.6 64-Bit Support in Example Driver
  - 4.6.1 Example: Declaring 64-bit Functions
  - 4.6.2 Example: Declaring 64-bit Buffered I/O Packet
  - 4.6.3 Example: Changes to LR$WRITE
  - 4.6.4 Example: Changes to LR$SETMODE
  - 4.6.5 Example: Changes to LR$STARTIO
Chapter 5 Modifying User-Written System Services
Chapter 6 Kernel Threads Process Structure
- 6.1 Process Control Block (PCB) and Process Header (PHD)
  - 6.1.1 Effect of a Multithreaded Process on the PCB and PHD
- 6.2 Kernel Thread Block (KTB)
  - 6.2.1 KTB Vector
  - 6.2.2 Floating-Point Registers and Execution Data Block (FRED)
  - 6.2.3 Kernel Threads Region
  - 6.2.4 Per-Kernel Thread Stacks
  - 6.2.5 Per-Kernel Thread Data Cells
  - 6.2.6 Layout of the Per-Kernel Thread
  - 6.2.7 Summary of Process Data Structures
- 6.3 Process Identifier (PID)
  - 6.3.1 Multithread Effects on the PID
  - 6.3.2 Range Checking and Sequence Vectors
- 6.4 Process Status Bits
Part Appendixes Routines, Data Structures, and Macros
Appendix A Data Structure Changes
- A.1 Pointer Size Conventions
- A.2 Buffer Object Descriptor (BOD)
- A.3 Buffered I/O (BUFIO)
- A.4 CXB
- A.5 DCBE
- A.6 Direct I/O Buffer Map (DIOBM)
- A.7 Function Decision Table (FDT)
- A.8 I/O Request Packet (IRP)
- A.9 I/O Request Packet Extension (IRPE)
- A.10 Process Header (PHD)
- A.11 SCSI-2 Diagnose Buffer (S2DGB)
- A.12 VMS Communications Request Packet (VCRP)
Appendix B I/O Support Routine Changes
- B.1 ACP_STD$READBLK and ACP_STD$WRITEBLK
- B.2 EXE_STD$ALLOC_BUFIO_32, EXE_STD$ALLOC_BUFIO_64
- B.3 EXE_STD$ALLOC_DIAGBUF
- B.4 EXE_STD$LOCK_ERR_CLEANUP
- B.5 EXE_STD$MODIFY, EXE_STD$READ, EXE_STD$WRITE
- B.6 EXE_STD$MODIFYLOCK, EXE_STD$READLOCK, EXE_STD$WRITELOCK
  - B.6.1 CALL_xLOCK and CALL_xLOCK_ERR macros
- B.7 EXE_STD$READCHK and EXE_STD$WRITECHK
  - B.7.1 CALL_xCHK and CALL_xCHKR macros
- B.8 EXE_STD$SETCHAR and EXE_STD$SETMODE
- B.9 IOC_STD$CREATE_DIOBM
- B.10 IOC_STD$FILL_DIOBM
- B.11 IOC_STD$PTETOPFN
- B.12 IOC_STD$RELEASE_DIOBM
- B.13 IOC_STD$SIMREQCOM, IOC$SIMREQCOM
  - B.13.1 CALL_SIMREQCOM macro
  - B.13.2 IOC$SIMREQCOM
- B.14 IOC_STD$SVAPTE_IN_BUF
- B.15 IOC_STD$VA_TO_PA
- B.16 MMG_STD$GET_PTE_FOR_VA
- B.17 MMG_STD$IOLOCK, MMG$IOLOCK, MMG_STD$IOLOCK_BUF
  - B.17.1 CALL_IOLOCK macro
- B.18 MMG_STD$UNLOCK, MMG$UNLOCK, MMG_STD$IOUNLOCK_BUF
  - B.18.1 CALL_UNLOCK macro
- B.19 MMG_STD$SVAPTECHK, MMG$SVAPTECHK
Appendix C Kernel Threads Routines and Macros
- Command 1 EXE$CVT_IPID_TO_KTB Routine
- Command 2 EXE$CVT_EPID_TO_KTB Routine
- Command 3 GET_CURKTB Macro
- Command 4 CVT_IPID_TO_PCB_KTB Macro
- Command 5 CVT_IPID_TO_KTB Macro
Index
Examples
- 5-1 Creating a PLV for C on Alpha Systems
Figures
- 4-1 32-bit Buffered I/O Packet Header
- 4-2 New 64-bit Buffered I/O Packet Header
- 4-3 Direct I/O Buffer Map
- 4-4 64-Bit ASTs
- 4-5 Embedded ACB64
- 6-1 Default Kernel Stack and User Stack Sizes
- 6-2 Structure of a Multithreaded Process
- 6-3 Process ID (PID)
- 6-4 Extended Process ID (EPID)
- 6-5 Range Checking and Sequence Vectors
Tables
- 2-1 Arguments for TBI_DATA_64 and TBI_SINGLE
- 2-2 Arguments for TBI_ALL
- 2-3 New PCB/KTB Fields
- 2-4 Stack Arrays
- 3-1 Removed Date Structure Fields
- 3-2 Removed Routines
- 3-3 Removed System Data Cells
- 4-1 $QIO [W] Argument Changes
- 4-2 Summary of 64-Bit Support by I/O Mechanism
- 4-3 Guidelines for 64-bit Support by I/O Function
- 5-1 Components of the Alpha Privileged Library Vector
- 5-2 Flags for 64-Bit User-Written Services
- A-1 64-Bit Pointer Data Types
- A-2 BOD Structure Changes
- A-3 BUFIO Packet
- A-4 CXB Structure Changes
- A-5 DCBE Structure Changes
- A-6 Primary DIOBM structure
- A-7 Secondary DIOBM structure
- A-8 FDT Structure Changes
- A-9 IRP Changes
- A-10 IRPE Changes
- A-11 PHD Structure Changes
- A-12 VCRP Structure Changes
- B-1 EXE_STD$ALLOC_BUFIO_32, EXE_STD$ALLOC_BUFIO_64 Arguments
- B-2 EXE_STD$ALLOC_BUFIO_32, EXE_STD$ALLOC_BUFIO_64 Implicit Outputs
- B-3 EXE_STD$ALLOC_DIAGBUF Arguments
- B-4 EXE_STD$ALLOC_DIAGBUF Implicit Outputs
- B-5 EXE_STD$LOCK_ERR_CLEANUP Arguments
- B-6 EXE_STD$LOCK_ERR_CLEANUP Implicit Inputs and Outputs
- B-7 IOC_STD$CREATE_DIOBM Arguments
- B-8 IOC_STD$FILL_DIOBM Arguments
- B-9 IOC_STD$RELEASE_DIOBM Arguments
- B-10 IOC_STD$SVAPTE_IN_BUF Arguments
- B-11 IOC_STD$SVAPTE_IN_BUF Implicit Inputs
- B-12 IOC_STD$VA_TO_PA Arguments
- B-13 MMG_STD$GET_PTE_FOR_VA Arguments
- B-14 MMG_STD$IOLOCK_BUF Arguments

Next | [Home] | [Comments] | [Ordering info] | [Help]

[HR]

  6466PTOC.HTM
  OSSG Documentation
  22-NOV-1996 13:11:44.02

Copyright © Digital Equipment Corporation 1996. All Rights Reserved.